STMicroelectronics STM8S105K4U3ATR
- Part No.:
- STM8S105K4U3ATR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-UFQFN Exposed Pad
- Datasheet:
-
STM8S105K4U3ATR.pdf
- Description:
- IC MCU 8BIT 16KB FLASH 32UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,465
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM8S105K4U3ATR from STMicroelectronics is an 8-bit access-line microcontroller featuring a 16 MHz STM8 core, 16 KB Flash, 1 KB data EEPROM, 10-bit ADC with 10 channels, UART/SPI/I²C interfaces, and advanced timers including TIM1 with dead-time insertion - deployed in industrial motor control feedback loops, smart sensor nodes, and appliance power management subsystems.
For engineers reviewing the STM8S105K4U3ATR datasheet, STM8S105K4U3ATR pinout, STM8S105K4U3ATR application, or STM8S105K4U3ATR equivalent, key selection criteria include Flash retention (20 years @ 55 °C), EEPROM endurance (300 kcycle), low-power modes (halt/active-halt/wait), 16 MHz RC oscillator trimmability, and LQFP48 package compatibility with legacy STM8S footprint designs.
Technical Context
The STM8S105K4U3ATR implements a Harvard-architecture 8-bit core with 3-stage pipeline and extended instruction set, supporting nested interrupts across 32 vectors and up to 37 external interrupt sources mapped to 6 priority levels. Its clock system integrates four independent sources: user-trimmable 16 MHz RC, 128 kHz low-power RC, crystal resonator, and external clock input - all monitored by a clock security system.
Analog and timing subsystems include a 10-bit ±1 LSB ADC with scan mode and analog watchdog, TIM1 (16-bit advanced timer with 3 complementary outputs and dead-time control), two 16-bit general-purpose timers (TIM2/TIM3), and an 8-bit basic timer (TIM4) - enabling precise PWM generation, motor phase control, and synchronous serial communication timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | STM8 8-bit Harvard core with 3-stage pipeline and extended instruction set - enables deterministic real-time execution and compact code density for resource-constrained embedded firmware. |
| Flash Memory | 16 KB program Flash with 20-year data retention at 55 °C after 10 kcycles - supports field-upgradable firmware with long-term reliability in industrial environments. |
| Data EEPROM | 1 KB true data EEPROM rated for 300 kwrite cycles - provides nonvolatile parameter storage without external memory or wear-leveling firmware overhead. |
| ADC Resolution | 10-bit SAR ADC with ±1 LSB INL/DNL and up to 10 multiplexed inputs - delivers sufficient precision for temperature sensing, voltage monitoring, and analog sensor interfacing. |
| Operating Voltage | 2.95 V to 5.5 V supply range - allows direct interface with 3.3 V and 5 V logic domains and simplifies power architecture in mixed-voltage systems. |
| Timers | TIM1 (16-bit advanced, 4 CAPCOM, dead-time insertion), TIM2/TIM3 (16-bit GP, IC/OC/PWM), TIM4 (8-bit basic), plus auto-wakeup and watchdog timers - enables motor control, pulse measurement, and system supervision in one chip. |
| Communication | UART (LIN/SmartCard/IrDA), SPI (up to 8 Mbit/s), I²C (up to 400 kbit/s) - supports sensor fusion, actuator command, and host MCU coordination in distributed embedded systems. |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with 48 leads; thermally enhanced exposed pad for improved heat dissipation in continuous operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual power domain: VDD powers digital/analog circuits; VSS provides reference return - requires local decoupling per datasheet layout guidelines. |
| NRST | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external push-button or supervisor IC assertion - ensures reliable initialization under brown-out or ESD events. |
| PA0–PA7, PB0–PB7, PC0–PC7, PD0–PD7, PE0–PE7 | General-purpose I/O ports | Up to 38 programmable I/Os; 16 support high-sink capability (20 mA) - suitable for driving LEDs, relays, or level-shifting without external buffers. |
| CLK, OSC_IN/OSC_OUT | External clock input / crystal oscillator terminals | Supports 1–24 MHz crystal or external clock source; paired with internal clock security monitor - enables robust timing in noise-prone industrial settings. |
| SWIM | Single-wire interface module | Debug and programming interface using single pin (PB4) - enables in-circuit programming and real-time debugging without JTAG overhead or pin count penalty. |
Key Features
| Feature | Design Value |
|---|---|
| Trimmable 16 MHz RC oscillator | User-adjustable via option bytes to ±1% accuracy - eliminates crystal cost while maintaining timing integrity for UART baud rate generation and PWM frequency stability. |
| Integrated EEPROM | 1 KB on-chip data EEPROM with 300 kcycle endurance - removes need for external serial EEPROM, reducing BOM count and PCB area in calibration-sensitive applications. |
| Advanced TIM1 timer | 16-bit with 3 complementary outputs, dead-time insertion, and synchronization - enables 3-phase motor gate drive with shoot-through prevention in BLDC or inverter control. |
| Low-power modes | Wait (CPU stop, peripherals active), active-halt (peripherals clock-gated), halt (full stop, RAM retention) - extends battery life in portable sensors and reduces thermal load in fanless enclosures. |
| 96-bit unique ID | Factory-programmed read-only identifier per device - supports secure firmware binding, device authentication, and traceability in production and field service workflows. |
Applications
| Industrial Motor Control | Smart Appliance Subsystem |
|---|---|
Use Scenario: Closed-loop speed regulation of 3-phase BLDC motors in HVAC blowers and pump drives. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithms, generating synchronized PWM signals via TIM1, sampling current/voltage via ADC, and communicating status over UART. Use Value: Integrated dead-time insertion and complementary outputs eliminate external gate driver logic, reducing component count and layout complexity. |
Use Scenario: Power management and user interface coordination in washing machine main control boards. IC Role / Device Role / Timing Role: Manages heater/valve/motor sequencing, reads front-panel buttons and temperature sensors, logs cycle data to EEPROM, and reports faults via LIN bus. Use Value: 1 KB EEPROM stores calibration offsets and usage counters without external memory; 16 MHz RC timing meets LIN baud rate tolerance requirements. |
| Wireless Sensor Node Edge Processor | Industrial PLC I/O Expansion Module |
Use Scenario: Battery-powered environmental sensor node aggregating temperature, humidity, and CO₂ readings before RF transmission. IC Role / Device Role / Timing Role: ADC-acquires analog sensor outputs, UART interfaces with LoRaWAN modem, SPI configures external flash, and low-power modes extend 5+ year battery life. Use Value: Active-halt mode draws only 1.3 µA (typ.) at 3.3 V - enables multi-year operation on coin-cell batteries with periodic wake-up intervals. |
Use Scenario: DIN-rail mounted I/O expansion module adding 16 digital inputs and 8 relay outputs to legacy PLC systems. IC Role / Device Role / Timing Role: Reads opto-isolated inputs via GPIO, drives relay coils through high-sink outputs, communicates status to master PLC via RS-485 (UART + transceiver), and monitors supply voltage. Use Value: 16 high-sink I/Os deliver 20 mA each - directly drive 5 V/24 V relay coils without external drivers, simplifying board design and improving MTBF. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM8S105K4T3CTR | LQFP32 package (32-pin, 7×7 mm); same Flash/EEPROM/peripherals but fewer I/Os (25 vs 38) and no TIM1 advanced features. | Suitable for space-constrained designs where motor control complexity is reduced (e.g., single-phase fans). | Select when PCB area is critical and full TIM1 functionality is unnecessary - avoids redesign but sacrifices dead-time control and complementary outputs. |
| STM8S003F3P6TR | 8 KB Flash, 128 B EEPROM, no TIM1, no analog watchdog, LQFP20 package - lower cost, reduced peripheral set. | Targeted at ultra-low-cost applications like simple LED controllers or basic power sequencers. | Choose for cost-sensitive volume production where ADC channel count ≤5, no motor control, and EEPROM use is minimal or absent. |
Compared with STM8S105K4U3ATR, the K4T3CTR retains full peripheral compatibility in smaller footprint but loses I/O count and TIM1 capabilities, while the S003F3P6TR cuts Flash, EEPROM, and timer depth significantly - making it unsuitable for applications requiring robust analog acquisition or multi-phase timing.
Availability
STM8S105K4U3ATR is available at Aetrix Electronics and suitable for industrial motor control, smart appliance subsystems, wireless sensor edge processing, and PLC I/O expansion modules requiring stable component supply across multi-year production cycles.
Supply support for STM8S105K4U3ATR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power devices, sensors, and analog ICs for industrial, automotive, and consumer markets.
The STM8S series targets cost-sensitive, high-reliability 8-bit embedded applications - emphasizing Flash retention, EEPROM endurance, low-power operation, and robust I/O for industrial automation and white goods control.
FAQ
What is the maximum operating frequency and corresponding voltage range for STM8S105K4U3ATR?
The STM8S105K4U3ATR operates up to 16 MHz across its full supply range of 2.95 V to 5.5 V. At 3.3 V, it sustains 16 MHz reliably per datasheet Figure 11; at 2.95 V, maximum frequency is derated to ~14 MHz. This voltage-frequency relationship is guaranteed by ST's characterization and validated in production testing per DS5855 Rev 16 Section 10.3.1.
Does STM8S105K4U3ATR support in-system programming via SWIM, and what hardware is required?
Yes, STM8S105K4U3ATR supports full in-system programming and debugging via the Single-Wire Interface Module (SWIM) on PB4. Required hardware includes an ST-LINK/V2 or compatible debugger, 5-pin SWIM connector (VDD, VSS, SWIM, NRST, SWIM_CLK), and proper decoupling. No bootloader is needed - the SWIM interface is hardwired into the silicon and active immediately after power-on.
How many I/O pins support high-sink capability, and what is the rated current per pin?
16 I/O pins (PA0–PA7, PB0–PB7, PC0–PC7, PD0–PD7, PE0–PE7 - specific subset defined in datasheet Table 5) support high-sink output with 20 mA DC current rating per pin at VDD = 5 V and TA = 25 °C. Total sink current across all high-sink pins must not exceed 80 mA (DS5855 Rev 16 Section 10.3.6), and thermal derating applies above 70 °C ambient.
Is the internal 16 MHz RC oscillator factory-calibrated, and can it be re-trimmed in the field?
The internal 16 MHz RC oscillator is factory-trimmed to ±1% accuracy at 25 °C and stored in option bytes. Users can re-trim it in-field via the CLK_HSITRIMR register (address 0x50C0) using a known reference clock (e.g., from UART or external crystal) - enabling compensation for temperature drift or aging, with resolution of ±1.5% over full range per Section 4.5 and Table 33 of DS5855 Rev 16.
STM8S105K4U3ATR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-UFQFN Exposed Pad
- Series:
- STM8S
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- STM8A
- Core Size:
- 8-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.95V ~ 5.5V
- Data Converters:
- A/D 7x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM8S105K4U3ATR FAQ
1.How can I place an order for STM8S105K4U3ATR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM8S105K4U3ATR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM8S105K4U3ATR reliable?
The price and inventory of STM8S105K4U3ATR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM8S105K4U3ATR is usually 5 days.
3.What payment methods are accepted for STM8S105K4U3ATR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM8S105K4U3ATR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM8S105K4U3ATR?
STM8S105K4U3ATR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM8S105K4U3ATR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM8S105K4U3ATR?
For technical support, including STM8S105K4U3ATR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM8S105K4U3ATR requirements.
6.How does Aetrix verify that STM8S105K4U3ATR is sourced from the original manufacturer or authorized distributors?
All STM8S105K4U3ATR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM8S105K4U3ATR meets industry standards.
7.What is the process for return or replacement of STM8S105K4U3ATR?
All STM8S105K4U3ATR units undergo pre-shipment inspection (PSI). If there is an issue with STM8S105K4U3ATR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM8S105K4U3ATR part is unused and in its original packaging.
Return procedure for STM8S105K4U3ATR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM8S105K4U3ATR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

