STMicroelectronics STM8S105K4U6ATR
- Part No.:
- STM8S105K4U6ATR
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 32-UFQFN Exposed Pad
- Datasheet:
-
STM8S105K4U6ATR.pdf
- Description:
- IC MCU 8BIT 16KB FLASH 32UFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:4,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM8S105K4U6ATR from STMicroelectronics is an 8-bit access-line microcontroller featuring a 16 MHz STM8 core, 16 KB Flash, 1 KB data EEPROM, 10-bit ADC with 10 channels, UART/SPI/I²C interfaces, and advanced timers including TIM1 with dead-time insertion. It targets cost-sensitive industrial control, appliance motor management, and sensor interface applications requiring robust I/O and low-power operation.
For engineers reviewing the STM8S105K4U6ATR datasheet, STM8S105K4U6ATR pinout, STM8S105K4U6ATR application, or STM8S105K4U6ATR equivalent, key selection criteria include Flash size (16 KB), EEPROM endurance (300 kcycle), LQFP48 package compatibility, 16 MHz max CPU frequency at 2.95–5.5 V supply, and integrated SWIM debug interface for rapid firmware iteration.
Technical Context
The STM8S105K4U6ATR implements a Harvard-architecture 8-bit core with 3-stage pipeline and extended instruction set, enabling deterministic real-time execution. Its clock system integrates four sources - 16 MHz internal RC (user-trimmable), 128 kHz low-power RC, external crystal, and external clock - with clock security monitoring to prevent runtime failure.
Interrupt handling uses a nested controller supporting 32 vectors and up to 37 external interrupts across six priority levels. Memory subsystem includes true data EEPROM (1 KB, 300 kcycle endurance, 20-year retention at 55 °C) and SRAM (1 KB), both mapped into linear address space with hardware write protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | STM8 8-bit Harvard core with 3-stage pipeline and extended instruction set for deterministic real-time control |
| Max Clock Frequency | 16 MHz at 2.95–5.5 V supply; enables fast loop execution in motor control and sensor polling |
| Flash Memory | 16 KB program Flash with 10 kcycle endurance and 20-year data retention at 55 °C |
| Data EEPROM | 1 KB true data EEPROM, 300 kcycle write endurance, no external wear-leveling required |
| ADC Resolution | 10-bit SAR ADC with ±1 LSB INL/DNL, 10 multiplexed inputs, scan mode, and analog watchdog |
| Timers | TIM1 (16-bit advanced, 4 CAPCOM, dead-time insertion), TIM2/TIM3 (16-bit GP), TIM4 (8-bit basic), AWU |
| I/O Count | Up to 38 I/Os in LQFP48 package, including 16 high-sink outputs (20 mA) for direct LED/relay drive |
Pinout & Package
LQFP48 (7 × 7 mm, 0.5 mm pitch) package with exposed thermal pad; RoHS-compliant, industrial temperature range (−40 to +85 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual power domains: VDD powers digital core and I/O; VSS is common reference for all analog/digital circuits |
| NRST | Active-low reset input | Asynchronous reset with internal pull-up; supports external reset button or supervisor IC integration |
| SWIM | Single-wire interface module | Debug and programming interface using one pin; enables in-circuit programming without JTAG header |
| PA0–PA7 | Port A general-purpose I/O | Configurable as GPIO, ADC input, UART TX/RX, SPI, or timer capture/compare; 16 mA sink capability on PA0–PA7 |
| PC0–PC7 | Port C general-purpose I/O | Supports I²C SCL/SDA, UART2, SPI, and TIM1 complementary outputs; includes high-sink outputs (20 mA) |
| PD0–PD7 | Port D general-purpose I/O | Alternate functions include TIM2/TIM3 channels, ADC trigger, and beeper output; supports remappable peripheral functions |
Key Features
| Feature | Design Value |
|---|---|
| Low-power clock sources | Integrated 128 kHz RC oscillator enables ultra-low-power wait/halt modes (<1 µA in halt with RAM retention) |
| Robust I/O design | Immunity to current injection up to 100 mA per pin; eliminates need for external protection in noisy environments |
| True data EEPROM | 1 KB on-chip EEPROM with hardware ECC and automatic erase/write sequencing - no firmware overhead |
| Advanced timer TIM1 | 16-bit timer with 3 complementary PWM outputs and programmable dead-time insertion for 3-phase motor gate drive |
| SWIM debug interface | Single-pin debug and programming interface reduces PCB footprint and BOM count vs. traditional SWD/JTAG |
Applications
| Industrial Motor Control | Smart Appliance Interface |
|---|---|
Use Scenario: Brushless DC (BLDC) motor commutation in HVAC blowers and washing machine drum drives. IC Role / Device Role / Timing Role: Real-time PWM generation via TIM1 with synchronized ADC sampling for current sensing and closed-loop speed regulation. Use Value: Integrated dead-time insertion prevents shoot-through in half-bridge drivers; 16 KB Flash accommodates field-oriented control (FOC) algorithms. | Use Scenario: User interface and sensor hub in refrigerators and dishwashers with touch keys, temperature, and door status monitoring. IC Role / Device Role / Timing Role: Central controller managing I²C temperature sensors, UART-connected display modules, and capacitive touch inputs via GPIO scanning. Use Value: 10-bit ADC with analog watchdog detects sensor faults; 1 KB EEPROM stores calibration offsets and usage counters without external memory. |
| Energy Metering Subsystem | IoT Edge Sensor Node |
Use Scenario: Voltage/current measurement and tamper detection in single-phase electricity meters. IC Role / Device Role / Timing Role: ADC acquisition engine with scan mode and hardware-triggered conversions synchronized to zero-crossing detection via EXTI. Use Value: ±1 LSB ADC linearity ensures Class 1 accuracy compliance; low-power modes extend battery life during sleep intervals. | Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and motion data for cloud reporting. IC Role / Device Role / Timing Role: Sleep/wake coordinator using AWU timer and UART/SPI to interface with LoRaWAN or BLE transceivers. Use Value: 300 kcycle EEPROM endurance supports 10+ years of daily firmware updates; SWIM enables field firmware recovery over single wire. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM8S003F3P6 | 8 KB Flash, 1 KB RAM, no data EEPROM, LQFP20 package, 16 MHz max | Suitable for simpler control tasks without non-volatile parameter storage | Select when EEPROM is unnecessary and board space is constrained by 20-pin footprint |
| STM8L151K4U6 | Ultra-low-power variant: 16 KB Flash, 2 KB RAM, 1 KB EEPROM, but 16 MHz only at 3.0–3.6 V; 380 nA halt mode | Optimized for battery longevity over performance; lacks high-sink I/O and TIM1 dead-time features | Choose for coin-cell-powered devices where sub-µA sleep current outweighs motor control capability |
Compared with STM8S003F3P6, the STM8S105K4U6ATR adds EEPROM persistence and higher I/O drive strength; versus STM8L151K4U6, it delivers superior active-mode performance and motor timing precision at the cost of higher active current.
Availability
STM8S105K4U6ATR is available at Aetrix Electronics and suitable for industrial motor control, smart appliance interface, and energy metering applications requiring stable component supply and long-term production support.
Supply support for STM8S105K4U6ATR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM8S series targets cost-optimized embedded control with emphasis on reliability, ease of development, and integration of peripherals like ADC, timers, and communication interfaces for appliance and industrial automation.
FAQ
What debug interface does STM8S105K4U6ATR support?
The STM8S105K4U6ATR uses the Single Wire Interface Module (SWIM), a proprietary ST debug and programming interface requiring only one dedicated pin (SWIM). It supports full-speed debugging, flash programming, and memory inspection without external debug probes - compatible with ST-LINK/V2 and third-party SWIM programmers.
Does STM8S105K4U6ATR include hardware CRC or encryption engines?
No. The STM8S105K4U6ATR does not integrate hardware CRC calculation units or cryptographic accelerators. It relies on software-based CRC-16/32 routines for data integrity checks. Security features are limited to option byte protection for Flash and EEPROM write/erase operations.
Can STM8S105K4U6ATR operate from a 3.3 V supply with full 16 MHz performance?
Yes. The device operates at 16 MHz across its full voltage range of 2.95 V to 5.5 V. At 3.3 V, typical current consumption in run mode is 4.2 mA (HSE 16 MHz), meeting specification requirements without derating - verified in Section 10.3.2 of DS5855 Rev 16.
Is the 1 KB data EEPROM accessible during code execution?
Yes. The STM8S105K4U6ATR supports concurrent read-while-write (RWW) operation for data EEPROM: while executing code from Flash, the EEPROM can be read or written using dedicated EEPROM control registers (FLASH_IAPSR, FLASH_DUKR), enabling real-time parameter updates without halting application logic.
STM8S105K4U6ATR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 32-UFQFN Exposed Pad
- Series:
- STM8S
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- STM8
- Core Size:
- 8-Bit
- Speed:
- 16MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 25
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 1K x 8
- RAM Size:
- 2K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.95V ~ 5.5V
- Data Converters:
- A/D 7x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM8S105K4U6ATR FAQ
1.How can I place an order for STM8S105K4U6ATR through Aetrix?
Please submit a Request for Quotation (RFQ) for STM8S105K4U6ATR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM8S105K4U6ATR reliable?
The price and inventory of STM8S105K4U6ATR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM8S105K4U6ATR is usually 5 days.
3.What payment methods are accepted for STM8S105K4U6ATR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM8S105K4U6ATR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM8S105K4U6ATR?
STM8S105K4U6ATR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM8S105K4U6ATR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM8S105K4U6ATR?
For technical support, including STM8S105K4U6ATR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM8S105K4U6ATR requirements.
6.How does Aetrix verify that STM8S105K4U6ATR is sourced from the original manufacturer or authorized distributors?
All STM8S105K4U6ATR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM8S105K4U6ATR meets industry standards.
7.What is the process for return or replacement of STM8S105K4U6ATR?
All STM8S105K4U6ATR units undergo pre-shipment inspection (PSI). If there is an issue with STM8S105K4U6ATR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM8S105K4U6ATR part is unused and in its original packaging.
Return procedure for STM8S105K4U6ATR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM8S105K4U6ATR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

