STMicroelectronics STM8S207CBT3
- Part No.:
- STM8S207CBT3
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
STM8S207CBT3.pdf
- Description:
- IC MCU 8BIT 128KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,140
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STM8S207CBT3 from STMicroelectronics is an 8-bit high-performance microcontroller featuring a Harvard-architecture STM8 core, 24 MHz max CPU frequency, 128 KB Flash, 2 KB data EEPROM, 10-bit ADC with 16 channels, two UARTs (one CAN-capable), SPI, I²C, and integrated CAN 2.0B controller - deployed in automotive body control modules, industrial sensor nodes, and smart appliance motor control.
For engineers reviewing the STM8S207CBT3 datasheet, STM8S207CBT3 pinout, STM8S207CBT3 application, or STM8S207CBT3 equivalent, key selection criteria include CAN bus integration, SWIM single-wire debug support, 16-channel analog input capability, low-power active-halt mode (0.35 µA typical), and LQFP48 package compatibility with legacy STM8S footprint constraints.
Technical Context
The STM8S207CBT3 implements a 3-stage pipelined Harvard-architecture core with extended instruction set and nested interrupt controller supporting 32 interrupts and up to 37 external IRQs across 6 vectors. Its clock system integrates dual RC oscillators (16 MHz user-trimmable HSI and 128 kHz LSI), crystal oscillator support, and clock security monitoring.
Peripheral subsystems include an advanced 16-bit TIM1 timer with dead-time insertion and complementary outputs for motor control, two general-purpose 16-bit timers (TIM2/TIM3), an 8-bit basic timer (TIM4), beCAN 2.0B interface operating at 1 Mbit/s, and UARTs supporting LIN 2.1 master/slave with automatic resynchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | STM8 8-bit Harvard core with 3-stage pipeline; enables deterministic 20 MIPS @ 24 MHz without wait states below 16 MHz. |
| Flash Memory | 128 KB program Flash with 20-year data retention at 55 °C after 10 kcycles; supports in-application programming (IAP) and read-out protection. |
| Data EEPROM | 2 KB true data EEPROM with 300 kcycle endurance; retains calibration data or configuration parameters across power cycles. |
| ADC Resolution | 10-bit SAR ADC with up to 16 input channels and internal reference; achieves ±1 LSB INL/DNL at VDDA = 5 V with RAIN < 10 kΩ. |
| CAN Interface | beCAN 2.0B compliant controller with 1 Mbit/s operation, 16 message objects, and hardware filtering; requires no external transceiver for protocol layer handling. |
| Debug Interface | Single Wire Interface Module (SWIM) using dedicated NRST pin; enables full-speed debugging, flash programming, and memory inspection with minimal PCB footprint. |
| Supply Voltage | 2.95–5.5 V operating range; supports direct connection to 3.3 V or 5 V rails without level-shifting for mixed-voltage systems. |
| Low-Power Modes | Wait, active-halt (0.35 µA typ), and halt modes; peripheral clocks individually gated to minimize dynamic power in sensor wake-up applications. |
Pinout & Package
LQFP48 package (7 × 7 mm, 0.5 mm pitch), 48-pin quad flat lead-free package with exposed thermal pad; RoHS-compliant, rated for industrial temperature range (–40 °C to +85 °C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual VDD pins (pins 1, 48) and four VSS pins (pins 2, 24, 25, 47) ensure stable core and I/O rail decoupling in noise-sensitive environments. |
| NRST | Reset input / SWIM debug | Active-low reset with Schmitt trigger; doubles as SWIM debug interface - eliminates need for separate debug header in space-constrained designs. |
| PA0–PA7 | General-purpose I/O port A | 8-bit bidirectional port with configurable pull-ups, interrupt-on-change, and alternate functions including UART1_TX, TIM1_CH1, ADC_IN0–7. |
| PB0–PB7 | General-purpose I/O port B | 8-bit port supporting SPI_MOSI/MISO/SCK, I²C_SCL/SDA, TIM2_CH1/CH2, and CAN_RX/TX on PB4/PB5 respectively. |
| PC0–PC7 | General-purpose I/O port C | Includes UART3_TX/RX (PC3/PC2), TIM1_CH2/CH3/CH4, and ADC_IN8–15; supports remappable alternate functions via option bytes. |
| PD0–PD7 | General-purpose I/O port D | Features TIM3_CH1/CH2, UART1_RX, SPI_NSS, and high-sink capability (20 mA per pin) on PD6/PD7 for LED or relay drive without external drivers. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated CAN 2.0B controller | Hardware message buffering (16 objects), automatic retransmission, and bus-off recovery - reduces firmware overhead in automotive network nodes. |
| True data EEPROM | 2 KB electrically erasable nonvolatile memory with 300 kcycle endurance; eliminates need for external serial EEPROM in parameter storage applications. |
| Single-wire debug (SWIM) | Full-speed programming and real-time debugging over NRST pin only; cuts debug footprint to one trace and one pad versus JTAG/SWD. |
| 16-channel 10-bit ADC | Configurable sampling time, scan mode, and hardware triggers from TIM1/TIM2; supports simultaneous multi-sensor acquisition in HVAC or motor feedback loops. |
| Advanced TIM1 timer | 16-bit counter with 4 CAPCOM channels, 3 complementary outputs, programmable dead-time (1–1023 ns), and synchronization with other timers - enables 3-phase BLDC commutation. |
| Low-power active-halt mode | 0.35 µA typical current draw while retaining RAM content and waking on external interrupt or AWU event; extends battery life in wireless sensor endpoints. |
Applications
| Automotive Body Control Unit | Industrial Motor Drive Interface |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, mirror adjustment, and interior lighting in 12 V vehicle platforms. IC Role / Device Role / Timing Role: Main MCU coordinating LIN slave devices, reading switch inputs, driving relays/LEDs, and managing CAN gateway messages. Use Value: Integrated CAN 2.0B and LIN-compliant UARTs eliminate external protocol translators; high-sink I/Os directly drive 20 mA loads like indicator LEDs. |
Use Scenario: Closed-loop speed/torque control of 3-phase brushless DC motors in pumps, fans, and compressors. IC Role / Device Role / Timing Role: Real-time PWM generation, ADC-based current sensing, and fault detection via TIM1's dead-time insertion and complementary outputs. Use Value: TIM1 hardware dead-time prevents shoot-through in inverter bridges; 10-bit ADC with 16-channel scan captures phase currents without external muxing. |
| Smart Appliance Control Panel | Wireless Sensor Node Hub |
Use Scenario: User interface and system management in washing machines, dishwashers, and ovens with touch keys, display backlight, and temperature monitoring. IC Role / Device Role / Timing Role: Front-end controller handling capacitive touch sensing, segment LCD driving, thermal ADC reads, and relay actuation. Use Value: 68 total I/Os (in larger packages) and 18 high-sink outputs simplify direct LED/backlight control; SWIM enables field firmware updates via service port. |
Use Scenario: Battery-powered environmental monitor aggregating temperature, humidity, and motion data before transmitting via BLE or sub-GHz radio. IC Role / Device Role / Timing Role: Low-power data acquisition hub entering active-halt mode between 10-second sensor reads and triggering wake-up on motion interrupt. Use Value: 0.35 µA active-halt current extends 2× AA battery life beyond 5 years; integrated EEPROM stores calibration offsets without external memory. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM8S208CBT3 | Same package and pinout, but adds 2 additional UARTs and enhanced ADC trigger flexibility; no functional change to CAN or TIM1. | Required when dual-LIN bus or extra serial diagnostics channel needed; otherwise identical use cases. | Select only if additional UART resources are confirmed necessary - no benefit for pure CAN+single-UART designs. |
| STM32F042F6P6 | 32-bit ARM Cortex-M0 core, 48 MHz, 32 KB Flash, USB 2.0, no native CAN; requires external CAN transceiver and software stack. | Suitable where USB device connectivity or higher compute throughput is prioritized over CAN-native integration. | Choose when USB HID/class compliance or >20 MIPS processing is mandatory - accept added BOM cost and firmware complexity. |
Compared with STM8S208CBT3, the STM8S207CBT3 reduces cost and code size for CAN-centric applications without sacrificing timer or ADC capability; versus STM32F042F6P6, it delivers lower-power, simpler CAN implementation but lacks USB and 32-bit performance headroom.
Availability
STM8S207CBT3 is available at Aetrix Electronics and suitable for automotive body electronics, industrial motor interfaces, smart appliance control panels, and wireless sensor node hubs requiring stable component supply across extended product lifecycles.
Supply support for STM8S207CBT3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog components for industrial, automotive, and consumer markets.
The STM8S series targets cost-sensitive, high-reliability 8-bit embedded applications demanding robust peripherals, ultra-low-power operation, and long-term supply stability - especially in automotive body electronics and white goods.
FAQ
Does STM8S207CBT3 support in-circuit debugging via SWIM without external hardware?
Yes. The STM8S207CBT3 uses a Single Wire Interface Module (SWIM) that operates over the NRST pin only, enabling full-speed programming, breakpoint setting, and register inspection without JTAG headers or dedicated debug pins. A standard ST-LINK/V2 adapter is required for host connection, but no target-side circuitry beyond NRST pull-up and decoupling is needed.
What is the maximum achievable CAN bit rate and under what conditions?
The STM8S207CBT3's beCAN controller supports up to 1 Mbit/s with proper bus termination and transceiver selection. At 24 MHz fCPU, the CAN prescaler allows exact timing for standard bit rates including 125 kbit/s (automotive comfort networks), 250 kbit/s (powertrain diagnostics), and 500 kbit/s (body control), all verified per ISO 11898-1 with sample point ≥75% and SJW ≤1.
Can the 2 KB data EEPROM be used for storing calibration coefficients during production test?
Yes. The 2 KB true data EEPROM is independently erasable and writable under firmware control, with guaranteed 300,000 write/erase cycles and 20-year data retention at 55 °C. It supports byte-level writes and is accessible during normal program execution - making it ideal for storing factory-calibrated sensor offsets, motor winding resistance values, or unique device identifiers.
How does the advanced TIM1 timer support 3-phase BLDC motor commutation?
TIM1 provides three complementary PWM outputs with programmable dead-time insertion (1–1023 ns), synchronized update events, and hardware break input for emergency shutdown. Its four capture/compare channels can generate six-step commutation signals, while the ADC trigger output synchronizes current sampling to PWM center-aligned periods - eliminating software timing jitter in torque control loops.
STM8S207CBT3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 48-LQFP
- Series:
- STM8S
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- STM8
- Core Size:
- 8-Bit
- Speed:
- 24MHz
- Connectivity:
- I2C, IrDA, LINbus, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 6K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.95V ~ 5.5V
- Data Converters:
- A/D 10x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STM8S207CBT3 FAQ
1.How can I place an order for STM8S207CBT3 through Aetrix?
Please submit a Request for Quotation (RFQ) for STM8S207CBT3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STM8S207CBT3 reliable?
The price and inventory of STM8S207CBT3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STM8S207CBT3 is usually 5 days.
3.What payment methods are accepted for STM8S207CBT3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STM8S207CBT3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STM8S207CBT3?
STM8S207CBT3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STM8S207CBT3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STM8S207CBT3?
For technical support, including STM8S207CBT3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STM8S207CBT3 requirements.
6.How does Aetrix verify that STM8S207CBT3 is sourced from the original manufacturer or authorized distributors?
All STM8S207CBT3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STM8S207CBT3 meets industry standards.
7.What is the process for return or replacement of STM8S207CBT3?
All STM8S207CBT3 units undergo pre-shipment inspection (PSI). If there is an issue with STM8S207CBT3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STM8S207CBT3 part is unused and in its original packaging.
Return procedure for STM8S207CBT3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STM8S207CBT3 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

