STMicroelectronics STMPE801MTR
- Part No.:
- STMPE801MTR
- Manufacturer:
- STMicroelectronics
- Category:
- I/O Expanders
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
STMPE801MTR.pdf
- Description:
- IC XPNDR 400KHZ I2C 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:4,379
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STMPE801MTR from STMicroelectronics is an 8-bit I²C GPIO port expander IC designed for mobile multimedia platforms where ASICs lack sufficient general-purpose I/O pins. It operates from 1.65V–3.6V VIO and VCC supplies, supports wake-up on any GPIO transition, delivers <1 µA suspend current, and features interrupt output and hardware reset-enabling low-power touch/keypad interfaces in smartphones and portable media players.
For engineers reviewing the STMPE801MTR datasheet, STMPE801MTR pinout, STMPE801MTR application, or STMPE801MTR equivalent, key selection considerations include dual-supply level-shifting (VIO ≥ VCC), I²C address configurability (0x82/0x88), per-pin wake-up enablement, interrupt polarity control, and SO-16 package compatibility with legacy PCB layouts.
Technical Context
The STMPE801 implements a dedicated I²C slave interface compliant with Philips I²C Specification v2.1, supporting standard (100 kbps) and fast-mode (400 kbps) operation with programmable SCL timing margins. Its GPIO controller uses three auto-incrementing registers (GPMR, GPSR, GPDR) to monitor, set state, and configure direction for all eight pins independently.
Power management is hardware-assisted: the I²C block can be shut down via the I2C_SHDN bit (register 0x04, bit 6), reducing current to minimum; full recovery requires hardware RESET assertion. The internal POR is tied to VIO, and the active-low RESET pin accepts ≥100 µs pulses to force all GPIOs into high-impedance input state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIO Supply Range | 1.65V–3.6V - enables level-shifting between host processor and peripheral logic |
| VCC Supply Range | 1.65V–3.6V - powers I²C interface; must be ≤ VIO per design constraint |
| Suspend Current | <1 µA - ensures battery longevity during system sleep with GPIO wake-up enabled |
| I²C Address Options | 0x82 or 0x88 - selectable via ADDR0 pin, allowing two devices on same bus |
| GPIO Count | 8 bidirectional pins - each configurable as input/output with independent interrupt enable |
| ESD Protection | 2 kV HBM on each GPIO - meets IEC 61000-4-2 Level 2 for handheld device robustness |
| Operating Temp | −40°C to +85°C - qualified for consumer mobile and industrial edge applications |
Pinout & Package
STMPE801MTR is housed in a 16-pin SOIC (SO-16) package, 10.3 mm × 7.6 mm body size, 1.27 mm pitch, with gull-wing leads suitable for reflow soldering and automated assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (INT) | Interrupt Output | Open-drain active-low signal indicating GPIO state change or register event |
| 2 (RESET) | Reset Input | Asynchronous active-low reset; ≥100 µs pulse forces all GPIO to input mode |
| 3 (CLOCK) | I²C Clock (SCL) | Input-only clock line; supports up to 400 kHz fast-mode timing |
| 4 (ADDRESS) | I²C Address Select | Logic level sets device address to 0x82 (low) or 0x88 (high) |
| 5 (DATA) | I²C Data (SDA) | Open-drain bidirectional data line; requires external pull-up |
| 6 (VCC) | I²C Core Supply | Powers I²C transceiver; must be ≤ VIO and within 1.65V–3.6V range |
| 7 (VIO) | GPIO I/O Supply | Level-shifts GPIO voltage domain; defines VIH/VIL thresholds and drive strength |
| 8 (GND) | Ground Reference | Common return for both VCC and VIO domains; mandatory for noise immunity |
| 9–16 (GPIO_0 to GPIO_7) | Configurable I/O Pins | Each supports input monitoring, output driving, direction control, and wake-up interrupt |
Key Features
| Feature | Design Value |
|---|---|
| Per-GPIO Wake-Up Enable | Individual interrupt mask bits (IEGPIOR) allow selective wake-up from deep sleep without polling |
| Dual-Supply Level-Shifting | VIO and VCC separation permits interfacing 1.8V host with 3.3V peripherals or vice versa |
| I²C Block Shutdown | I2C_SHDN bit disables entire I²C interface to reduce static current to sub-µA levels |
| Auto-Increment Register Access | GPMR/GPSR/GPDR support sequential read/write across all 8 GPIOs with single transaction |
| Hardware Reset Recovery | External RESET pin restores full functionality including I²C block activation after shutdown |
Applications
| Smartphone Keypad Interface | Portable Media Player Touch Overlay |
|---|---|
|
Use Scenario: Matrix keypad scanning in space-constrained smartphone front bezel with limited baseband ASIC GPIOs. IC Role / Device Role / Timing Role: GPIO expander providing 8 programmable I/Os to scan rows/columns and generate interrupt on keypress. Use Value: Eliminates need for additional microcontroller; wake-up capability reduces system standby power by >30% versus polling. |
Use Scenario: Resistive touch overlay controller requiring precise coordinate sampling and pen-down detection in MP3 players. IC Role / Device Role / Timing Role: Configurable GPIO bank monitors touch screen interrupt and controls ADC enable/reset sequencing. Use Value: Enables synchronized low-latency touch response while maintaining <1 µA suspend current during playback idle. |
| Game Console Button Matrix | Industrial Handheld HMI Panel |
|
Use Scenario: Multi-button game controller with tactile feedback and simultaneous press detection. IC Role / Device Role / Timing Role: Expands host SoC GPIOs to manage 8 discrete action buttons and LED status indicators. Use Value: Per-pin interrupt masking allows rapid detection of combo inputs (e.g., L+R+Start) without software overhead. |
Use Scenario: Ruggedized field terminal with membrane keypad and status LEDs operating in −40°C environments. IC Role / Device Role / Timing Role: Robust GPIO interface handling ESD-prone panel inputs and driving 8mA sink LEDs directly. Use Value: 2 kV HBM protection and −40°C to +85°C rating ensure reliable operation in uncontrolled industrial settings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar GPIO expansion applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TCA6408A | 8-bit I²C expander with 1.65V–5.5V VCC, no VIO/VCC separation, fixed 0x20–0x27 addresses | Lacks per-GPIO wake-up and dual-supply level-shifting; suited for simpler MCU-peripheral bridging | Select when board-level voltage translation is handled externally and wake-up granularity is not required |
| PCA9538 | 8-bit I²C expander with 2.3V–5.5V supply, integrated pull-ups, no interrupt output pin | No dedicated INT pin or wake-up capability; requires host polling or external logic for event detection | Choose for cost-sensitive designs where interrupt latency is non-critical and supply rails are ≥2.3V |
Compared with TCA6408A and PCA9538, STMPE801MTR uniquely combines VIO/VCC level-shifting, hardware-interrupt signaling, and per-pin wake-up-making it optimal for battery-powered mobile systems demanding ultra-low sleep current and responsive peripheral event handling.
Availability
STMPE801MTR is available at Aetrix Electronics and suitable for smartphone keypad interfaces, portable media player touch overlays, and industrial handheld HMI panels requiring stable component supply, long-term lifecycle support, and SO-16 footprint compatibility.
Supply support for STMPE801MTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, analog ICs, power management, and sensor solutions for automotive, industrial, and consumer markets.
The STMPE series targets mobile and portable electronics, delivering highly integrated peripheral expansion with ultra-low power consumption, flexible I/O configuration, and robust system-level integration features.
FAQ
What is the function of the VIO and VCC pins on STMPE801MTR?
VIO supplies the GPIO I/O domain and defines logic thresholds and drive strength for all eight GPIO pins; VCC powers only the I²C interface circuitry. VIO must be ≥ VCC and both must fall within 1.65V–3.6V. This separation enables level-shifting between host and peripheral voltage domains without external translators.
Can STMPE801MTR operate with only VIO powered and VCC disconnected?
No. While the GPIO pins remain functional with only VIO applied, the I²C interface requires VCC to be present and stable. Disconnecting VCC disables I²C communication entirely-even if VIO is active-because the SCL/SDA transceivers lose power. The datasheet explicitly prohibits powering VCC without VIO.
How does the wake-up feature work on individual GPIO pins?
Each GPIO pin has a dedicated interrupt enable bit (IEG[7:0]) in register 0x08. When enabled and configured as input, a logic transition triggers the INT pin and sets the corresponding ISG[x] bit in register 0x09. Reading ISGPIOR clears all pending flags, allowing precise identification of which pin caused wake-up without polling.
Is STMPE801MTR pin-compatible with STMPE801QTR?
Yes-both share identical pin numbering and electrical functionality. The STMPE801MTR (SO-16) and STMPE801QTR (QFN16L) differ only in package type and thermal characteristics; all 16 pins map identically (e.g., Pin 1 = INT, Pin 2 = RESET), enabling direct PCB footprint substitution where mechanical constraints allow.
STMPE801MTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- Xpander Logic™
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Number of I/O:
- 8
- Interface:
- I2C
- Interrupt Output:
- Yes
- Features:
- POR
- Output Type:
- Push-Pull
- Current - Output Source/Sink:
- -
- Clock Frequency:
- 400 kHz
- Voltage - Supply:
- 1.65V ~ 3.6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
STMPE801MTR FAQ
1.How can I place an order for STMPE801MTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STMPE801MTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STMPE801MTR reliable?
The price and inventory of STMPE801MTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STMPE801MTR is usually 5 days.
3.What payment methods are accepted for STMPE801MTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STMPE801MTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STMPE801MTR?
STMPE801MTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STMPE801MTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STMPE801MTR?
For technical support, including STMPE801MTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STMPE801MTR requirements.
6.How does Aetrix verify that STMPE801MTR is sourced from the original manufacturer or authorized distributors?
All STMPE801MTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STMPE801MTR meets industry standards.
7.What is the process for return or replacement of STMPE801MTR?
All STMPE801MTR units undergo pre-shipment inspection (PSI). If there is an issue with STMPE801MTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STMPE801MTR part is unused and in its original packaging.
Return procedure for STMPE801MTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STMPE801MTR Tags

-
TCA6408ARSVR
Texas Instruments
-
TCA9535RTWR
Texas Instruments

-
FXL6408UMX
onsemi

-
PCF8574ADWR
Texas Instruments

-
PCF8574APWR
Texas Instruments

-
TCA9555PWR
Texas Instruments
-
TCA9554PWR
Texas Instruments
-
TCA9554APWR
Texas Instruments

-
TCA9539PWR
Texas Instruments
-
TCA9534PWR
Texas Instruments
-
TCA9555RTWR
Texas Instruments

-
TCA9535PWR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

