STMicroelectronics STMPS2262TTR
- Part No.:
- STMPS2262TTR
- Manufacturer:
- STMicroelectronics
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
STMPS2262TTR.pdf
- Description:
- IC PWR SWITCH 1:2 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,142
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STMPS2262TTR from STMicroelectronics is a dual-channel high-side power distribution switch featuring two 100 mΩ MOSFETs, 1000 mA continuous current per channel, independent active-low enable inputs (EN1/EN2), and open-drain overcurrent fault outputs (OC1/OC2). It operates from 2.7 V to 5.5 V, integrates thermal shutdown at 135 °C, and delivers 2.5 ms typical rise time for controlled hot-swap power sequencing in USB peripherals and industrial I/O modules.
For engineers reviewing the STMPS2262TTR datasheet, STMPS2262TTR pinout, STMPS2262TTR application, or STMPS2262TTR equivalent, key selection criteria include per-channel current limit (1000 mA), fault-blanking timing (10 ms), RDS(on) (115 mΩ typ. at 5 V), and SO-8 package compatibility with board-level thermal management requirements.
Technical Context
The STMPS2262TTR implements dual independent high-side switches with integrated current-limiting and thermal protection logic. Each channel features dedicated EN input and OC output, enabling discrete control and fault reporting without external supervision circuitry. The device uses internal current-sense amplifiers to trigger constant-current mode during overload, followed by thermal shutdown if junction temperature exceeds 135 °C.
Fault blanking is fixed at 10 ms to suppress transient inrush events during capacitive load insertion, while UVLO (2.5 V threshold) ensures reliable turn-off below minimum operating voltage. Reverse current blocking prevents backflow when the switch is off or unpowered, and CMOS/TTL-compatible inputs support direct interfacing with microcontrollers and FPGA I/O banks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RDS(on) | 115 mΩ typical at 5 V - enables low conduction loss and <115 mW power dissipation at 1 A output |
| Continuous current | 1000 mA per channel - supports USB 2.0/3.0 downstream ports and industrial sensor node power rails |
| Fault blanking | 10 ms - suppresses false OC assertions during hot-swap transients and power-up inrush |
| Thermal shutdown | 135 °C with 10 °C hysteresis - provides self-recovering protection under sustained short-circuit conditions |
| Supply current | 13 µA max standby - minimizes quiescent drain in always-on system power domains |
| Input voltage range | 2.7 V to 5.5 V - compatible with single-cell Li-ion, 3.3 V logic, and 5 V legacy bus systems |
| ESD protection | 8 kV HBM - meets IEC 61000-4-2 Level 3 for robustness in field-deployed equipment |
Pinout & Package
STMPS2262TTR is housed in an SO-8 surface-mount package (8-pin small outline integrated circuit) with standard 1.27 mm pitch, 5.0 mm × 4.0 mm body, and exposed thermal pad for enhanced PCB heat dissipation. Pin 1 is marked with a dot or notch; the package complies with JEDEC MS-012AC and RoHS directives.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 GND | Power ground reference | Common return path for both channels and internal protection circuitry; must be connected to low-impedance PCB ground plane |
| 2 IN | VCC input supply | Primary power rail (2.7–5.5 V); powers internal logic and gate drivers; requires local 1 µF ceramic decoupling |
| 3 EN1 | Channel 1 enable input | Active-low logic input; drives CH1 high-side MOSFET; compatible with 3.3 V/5 V microcontroller GPIO |
| 4 EN2 | Channel 2 enable input | Active-low logic input; independently controls CH2; allows staggered power-up of dual loads |
| 5 OC2 | Channel 2 fault output | Open-drain signal asserted low during overcurrent or thermal fault; requires external pull-up resistor |
| 6 OUT2 | Channel 2 output | Switched high-side output; connects to load; reverse-current blocking active when OFF |
| 7 OUT1 | Channel 1 output | Switched high-side output; electrically isolated from OUT2; supports independent load domains |
| 8 OC1 | Channel 1 fault output | Open-drain signal asserted low during CH1 fault; enables per-channel diagnostics in safety-critical systems |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent high-side switches | Enables concurrent or sequenced power delivery to two isolated loads without shared current sensing |
| 1000 mA per-channel current limit | Guarantees safe operation into 5 Ω resistive loads or 470 µF capacitive loads at 5 V without external current limiting |
| 10 ms fault blanking | Eliminates false fault reporting during hot-plug events, reducing firmware interrupt overhead and system reset triggers |
| Reverse current blocking | Prevents backfeed from powered downstream circuits (e.g., USB devices) into the host supply when disabled |
| Undervoltage lockout (2.5 V) | Ensures clean turn-off during brown-out conditions, avoiding undefined logic states and partial switching losses |
Applications
| USB Peripheral Power Management | Industrial I/O Module Protection |
|---|---|
|
Use Scenario: Powering USB 2.0 hubs, card readers, or HID devices from a shared 5 V rail with individual port disable capability. IC Role / Device Role / Timing Role: Dual high-side switch providing per-port overcurrent isolation and hot-swap sequencing. Use Value: Prevents bus-wide shutdown during single-port short-circuit faults and enables software-controlled port reset via EN1/EN2 toggling. |
Use Scenario: Distributing 3.3 V or 5 V power to multiple analog sensor inputs or digital actuators in PLC backplanes. IC Role / Device Role / Timing Role: Fault-tolerant power switch with independent OC reporting for predictive maintenance and diagnostics. Use Value: Enables real-time detection of wiring faults (e.g., shorted sensor cables) without affecting adjacent I/O channels. |
| Embedded System Power Sequencing | Point-of-Load (POL) Distribution in Networking Equipment |
|
Use Scenario: Controlled power-up of FPGA configuration memory, PHY interfaces, and auxiliary logic blocks in order-sensitive boot sequences. IC Role / Device Role / Timing Role: Dual-channel programmable power switch with precise rise time (2.5 ms typ.) and fault feedback. Use Value: Eliminates need for discrete MOSFETs, gate drivers, and current-sense amplifiers-reducing BOM count and layout area by >40%. |
Use Scenario: Delivering regulated 3.3 V or 5 V to SFP+ cages, fan controllers, or management ASICs in enterprise switches. IC Role / Device Role / Timing Role: High-reliability power switch with thermal shutdown and ESD-hardened OC outputs for field-replaceable units. Use Value: Supports hot-swap compliance per IEEE 802.3af and reduces MTBF risk from undetected overtemperature events in dense chassis environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel high-side power switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL92012RGER | Single-channel, 2.2 A rated, 30 mΩ RDS(on), no fault blanking, 1.8–5.5 V supply | Lacks dual-channel integration and OC reporting; requires two devices and external logic for equivalent functionality | Select only when higher current per channel (>1 A) and lower on-resistance are prioritized over channel independence and diagnostics |
| TPS2052BDR | Dual-channel, 500 mA per channel, 130 mΩ RDS(on), 2.7–5.5 V, no thermal shutdown, 1.5 ms rise time | Lower current rating and missing thermal protection limit use in high-power or thermally constrained designs | Choose for cost-sensitive, low-power applications where thermal fault coverage is not required and 500 mA/channel suffices |
Compared with TPL92012RGER and TPS2052BDR, STMPS2262TTR uniquely combines dual 1000 mA channels, integrated thermal shutdown, 10 ms fault blanking, and per-channel OC reporting in a single SO-8 package-making it optimal for space-constrained, fault-aware power distribution systems.
Availability
STMPS2262TTR is available at Aetrix Electronics and suitable for USB peripheral power management, industrial I/O module protection, and embedded system power sequencing requiring stable component supply across extended production lifecycles.
Supply support for STMPS2262TTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components since 1987.
The STMPS series targets robust power distribution in harsh environments, emphasizing fault resilience, hot-swap readiness, and minimal external component count for industrial, computing, and consumer infrastructure applications.
FAQ
What is the maximum allowable output capacitance for stable startup?
The STMPS2262TTR supports up to 470 µF output capacitance with controlled 2.5 ms typical rise time and no oscillation, verified across 3 V and 5 V input conditions. This enables direct use with large bulk capacitors in USB and industrial power rails without external soft-start circuitry.
How does the 10 ms fault blanking interact with thermal shutdown?
Fault blanking applies only to overcurrent events-not thermal faults. If a short persists beyond 10 ms, OCx asserts low; if that condition causes die temperature to exceed 135 °C, thermal shutdown overrides current limiting and forces immediate channel disable, with automatic recovery after cooling to 125 °C.
Can EN1 and EN2 be tied together for single-input control?
Yes-EN1 and EN2 may be paralleled to drive both channels simultaneously, provided the driving source can sink the combined input leakage (<1 µA total). However, doing so forfeits independent channel control and per-channel fault isolation capabilities.
Is reverse current blocking effective when the IN supply is disconnected?
Yes-the internal MOSFET structure blocks reverse current flow from OUTx to IN even when IN = 0 V, confirmed by ≤2 µA leakage at 5.5 V reverse bias and 125 °C. This protects upstream supplies during maintenance or partial system power-down.
STMPS2262TTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width) Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 2
- Ratio - Input:Output:
- 1:2
- Output Configuration:
- High Side
- Output Type:
- -
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 1A
- Rds On (Typ):
- 105mOhm
- Input Type:
- Non-Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, Reverse Current, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP-EP
STMPS2262TTR FAQ
1.How can I place an order for STMPS2262TTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STMPS2262TTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STMPS2262TTR reliable?
The price and inventory of STMPS2262TTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STMPS2262TTR is usually 5 days.
3.What payment methods are accepted for STMPS2262TTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STMPS2262TTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STMPS2262TTR?
STMPS2262TTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STMPS2262TTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STMPS2262TTR?
For technical support, including STMPS2262TTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STMPS2262TTR requirements.
6.How does Aetrix verify that STMPS2262TTR is sourced from the original manufacturer or authorized distributors?
All STMPS2262TTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STMPS2262TTR meets industry standards.
7.What is the process for return or replacement of STMPS2262TTR?
All STMPS2262TTR units undergo pre-shipment inspection (PSI). If there is an issue with STMPS2262TTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STMPS2262TTR part is unused and in its original packaging.
Return procedure for STMPS2262TTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STMPS2262TTR Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

