STMicroelectronics ST-ONEHP
- Part No.:
- ST-ONEHP
- Manufacturer:
- STMicroelectronics
- Category:
- Power Supply Controllers, Monitors
- Package:
- 36-BSOP (0.295", 7.50mm Width)
- Datasheet:
-
ST-ONEHP.pdf
- Description:
- Linear IC's
- Quantity:
- Payment:

- Shipping:

Inventory:2,629
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST-ONEHP from STMicroelectronics is a fully integrated digital USB-PD 3.1 EPR controller embedding an ARM® Cortex®-M0+ MCU (64 kB flash, 8 kB SRAM), ZVS non-complementary active clamp flyback controller, synchronous rectifier driver, reinforced galvanic isolation channel, and USB-PD PHY - all in one package. It delivers up to 240 W output with <100 mW standby power, supports 800 V HV startup, and enables compact high-density chargers for laptops and tablets.
For engineers reviewing the ST-ONEHP datasheet, ST-ONEHP pinout, ST-ONEHP application, or ST-ONEHP equivalent, this device serves as a system-level solution for EPR-compliant USB-PD power supplies requiring coordinated primary-side ZVS control, secondary-side digital regulation, isolated bidirectional communication, and integrated Type-C interface management.
Technical Context
The ST-ONEHP implements a non-complementary ZVS active clamp flyback topology with real-time adaptive deadtime (programmable via RDT) and leading-edge blanking (RLEB), enabling >94% peak efficiency at 100–240 W. Its dual-domain architecture separates primary-side gate drive (HON/LON), current sensing (ISEN), and OVP (OVP pin) from secondary-side USB-PD protocol handling (CC1/CC2), voltage/current monitoring (SVCC/CSP/CSM), and SR control (SRGD/SRVDS).
The embedded 126.7–137.3 MHz master clock drives deterministic timing for PWM, burst mode entry (<60 µs IsoPWM absence), and ADC sampling (12-bit, ±1% gain error). Reinforced isolation meets IEC 62368-1 with 4 kV transient, 9.6 kV/1 min hipot, and 8 mm creepage/clearance - validated across both primary and secondary domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM Cortex-M0+, 64 kB flash + 8 kB boot ROM + 8 kB SRAM - hosts full USB-PD 3.1 EPR stack and digital power control firmware |
| USB-PD Interface | Fully integrated PHY with 24 V tolerant CC1/CC2 pins, AVS support, electronically marked cable management - eliminates external transceiver |
| Isolation | Reinforced galvanic isolation: 4 kV transient, 9.6 kV/1 min hipot, 6.4 kV/1 s production test - certified per IEC 62368-1 |
| Startup & Sensing | 800 V HV pin (VHV) with brown-in/out detection (100–122 Vpk), X-cap discharge (45 V residual, 64 ms detection) |
| Gate Drivers | Primary HON/LON (5 V logic, 4 mA sink/source); Secondary SRGD (11 V max drive, 0.6 A sink, 40 ns rise time); ORGD load switch driver (5–7 V above VOSSNS) |
| ADC & Sensing | 12-bit SAR ADC with ±1% gain error, 50 mV full-scale current sense (CSP–CSM), 6/12/24 V selectable voltage range (SVCC/VOSNS) |
| Thermal & Safety | Junction temp: –40 to +125 °C; Rth j-amb = 65 °C/W; UL 1577 certified (3770 Vrms isolation) |
Pinout & Package
ST-ONEHP is housed in a 36-pin eWLB (embedded Wafer Level Ball Grid Array) package with 0.4 mm pitch, optimized for high-voltage spacing and thermal dissipation. Pin 1 (HV) withstands 800 V; pins 2–4 are internal spacers for creepage; primary and secondary grounds (PGND/SPGND/SSGND) are segregated to maintain isolation integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| HV | High-voltage startup & AC sensing input | Connects to AC bridge via diodes; enables 800 V-rated startup, brown-in/out detection, and X-cap discharge control |
| HON / LON | Primary-side gate drive outputs | Drive high-side and low-side FETs in active clamp flyback; support anti-cross-conduction logic and programmable deadtime |
| SRGD / SRVDS | Synchronous rectifier gate drive & drain sense | SRGD drives sync FET gate; SRVDS senses drain voltage through cascode clamp to protect IC from overvoltage |
| CC1 / CC2 | USB Type-C configuration channel I/O | Direct USB-PD 3.1 EPR communication interface; support alternate functions (I2C/UART/GPIO) when firmware-configured |
| CSP / CSM | Differential output current sense inputs | Measure load current via external shunt; full-scale range 25 mV, CMRR ≥50 dB at 100 kHz–1 MHz |
| SVCC / VOSNS | Output voltage sense & bleeder path | SVCC monitors VBUS ≤22.5 V; VOSNS connects to VBUS via clamping circuit for regulated bleeder current (7–20 mA) |
Key Features
| Feature | Design Value |
|---|---|
| ZVS Active Clamp Control | Non-complementary timing with adaptive deadtime ensures zero-voltage switching across full load range, reducing switching losses and EMI |
| Integrated USB-PD 3.1 EPR Stack | Pre-loaded firmware handles EPR negotiation, AVS, cable marking, and power role swapping - no external MCU or protocol IC required |
| Reinforced Dual-Channel Isolation | Embedded galvanic barrier supports simultaneous power telemetry and USB-PD messaging with 4 kV transient immunity and 1 MHz data rate |
| Ultra-Low Standby Power | Active X-cap discharge + deep sleep mode (1.4 mA @ SVCC=5 V) achieves <100 mW no-load consumption per IEC 62368-1 |
| Programmable Voltage/Current Sensing | Configurable ADC ranges (6/12/24 V for SVCC/VOSNS; 25 mV for CSP–CSM) enable single IC support for 5 V to 48 V output designs |
Applications
| USB-PD 3.1 EPR Laptop Charger | Multi-Port GaN Desktop Adapter |
|---|---|
Use Scenario: 140 W USB-C PD charger for ultrabooks with variable output (15–28 V) and AVS support. IC Role / Device Role / Timing Role: ST-ONEHP acts as the system orchestrator - managing ZVS flyback timing, synchronous rectification, USB-PD negotiation, and isolated telemetry between primary and secondary sides. Use Value: Enables 30% smaller magnetics vs. conventional controllers by supporting >300 kHz operation with MasterGaN, while maintaining <100 mW standby. | Use Scenario: 240 W desktop adapter with dual USB-C ports, one supporting EPR (28 V/5 A), the other standard PD (20 V/5 A). IC Role / Device Role / Timing Role: ST-ONEHP controls the main EPR channel; its GPIO0/GPIO1 and configurable CC pins allow firmware-managed port arbitration and dynamic power sharing. Use Value: Eliminates need for separate PD controllers and isolated communication ICs - reduces BOM count by ≥4 components per port. |
| USB-C Power Bank with EPR Output | Industrial USB-PD Test Fixture |
Use Scenario: Portable 100 Wh power bank delivering 140 W EPR output to replace AC adapters in field service tools. IC Role / Device Role / Timing Role: ST-ONEHP manages battery-to-VBUS conversion using active clamp flyback, monitors output current/voltage, and enforces EPR safety limits (e.g., cable marking verification). Use Value: Integrated OVP/OCP/OTP protection plus 12-bit ADC enables precise compliance testing without external sensors or microcontrollers. | Use Scenario: Lab-grade USB-PD compliance tester validating EPR source behavior, cable e-marker handshake, and AVS transitions. IC Role / Device Role / Timing Role: ST-ONEHP operates in programmable test mode - exposing raw CC line states, VBUS slew rates, and protocol timing via UART/I2C for automated measurement. Use Value: On-chip USB-PD PHY and isolated telemetry allow direct capture of physical-layer events (e.g., CC wake-up threshold at 2.6 V ±0.1 V) without signal degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB-PD 3.1 EPR controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4282-AEC1 | Single-domain buck-boost controller with external PD PHY; no integrated MCU or isolation; requires companion IC for EPR negotiation | Limited to ≤100 W; lacks ZVS active clamp and synchronous rectification drivers | Choose for cost-sensitive, lower-power applications where discrete PD implementation is acceptable |
| INN3379C-H302 | Integrated flyback controller with digital control but no USB-PD PHY or ARM core; relies on external MCU for PD stack | No native EPR/AVS support; requires external isolation and CC interface components | Choose when leveraging existing MCU infrastructure and needing only analog flyback control with basic PD 3.0 |
Compared with MPQ4282-AEC1 and INN3379C-H302, ST-ONEHP uniquely integrates ARM-based firmware execution, reinforced isolation, and full EPR protocol handling - reducing system complexity, component count, and validation effort for >100 W USB-C chargers.
Availability
ST-ONEHP is available at Aetrix Electronics and suitable for USB-PD 3.1 EPR laptop chargers, multi-port GaN desktop adapters, and industrial USB-C test fixtures requiring stable component supply, long-term lifecycle support, and certified safety compliance.
Supply support for ST-ONEHP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive-grade solutions since 1987.
ST-ONEHP belongs to the ST-ONE® family - ST's dedicated platform for digitally controlled, USB-PD–integrated power converters targeting ultra-compact, high-efficiency AC-DC adapters and chargers compliant with USB-PD 3.1 EPR.
FAQ
What is the maximum output power supported by ST-ONEHP in a typical design?
ST-ONEHP supports up to 240 W output in reference designs using MasterGaN power stages and planar transformers. Its ZVS active clamp architecture, 300+ kHz operation capability, and integrated synchronous rectifier driver enable high power density without external controllers. Real-world performance depends on transformer design, thermal layout, and MOSFET selection - ST reference design AN5922 achieves 210 W at 94.2% peak efficiency.
Does ST-ONEHP require external firmware programming for USB-PD 3.1 EPR operation?
No - ST-ONEHP ships with pre-loaded firmware that fully implements USB-PD 3.1 EPR, including AVS, electronically marked cable management, and power role swapping. Users can personalize device configuration (e.g., voltage setpoints, current limits, wake-up thresholds) via UART or I2C without modifying the core PD stack. Firmware updates are supported through the GPIO0 boot interface.
How does the reinforced galvanic isolation in ST-ONEHP differ from standard optocoupler-based solutions?
ST-ONEHP uses an embedded capacitive isolation barrier rated for 4 kV transient and 9.6 kV/1 min hipot - exceeding IEC 62368-1 requirements. Unlike optocouplers, it provides dual-channel, bidirectional communication (power telemetry + PD messaging) at 1 MHz with <100 ns latency, no LED aging, and guaranteed lifetime reliability. The isolation is monolithically integrated, eliminating external components and PCB space.
Can ST-ONEHP be used in non-USB-PD applications such as constant-voltage/constant-current LED drivers?
Yes - ST-ONEHP's ARM Cortex-M0+ core and configurable peripherals allow repurposing for non-PD applications. Its voltage/current sensing, PWM generation, and gate drivers support CV/CC LED drivers, industrial SMPS, or battery chargers. However, USB-PD–specific pins (CC1/CC2) and firmware features remain inactive unless enabled; users must develop custom firmware and disable PD stack initialization during boot.
ST-ONEHP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 36-BSOP (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- -
- Applications:
- Digital Power Controller
- Voltage - Input:
- -0.3V ~ 3.6V
- Voltage - Supply:
- 6.5V ~ 16V
- Current - Supply:
- 2.8 mA
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 36-SSOP
ST-ONEHP FAQ
1.How can I place an order for ST-ONEHP through Aetrix?
Please submit a Request for Quotation (RFQ) for ST-ONEHP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST-ONEHP reliable?
The price and inventory of ST-ONEHP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST-ONEHP is usually 5 days.
3.What payment methods are accepted for ST-ONEHP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST-ONEHP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST-ONEHP?
ST-ONEHP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST-ONEHP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST-ONEHP?
For technical support, including ST-ONEHP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST-ONEHP requirements.
6.How does Aetrix verify that ST-ONEHP is sourced from the original manufacturer or authorized distributors?
All ST-ONEHP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST-ONEHP meets industry standards.
7.What is the process for return or replacement of ST-ONEHP?
All ST-ONEHP units undergo pre-shipment inspection (PSI). If there is an issue with ST-ONEHP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST-ONEHP part is unused and in its original packaging.
Return procedure for ST-ONEHP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST-ONEHP Tags

-
UC3845AD8TR
Texas Instruments

-
UC2843AD8TR
Texas Instruments

-
LM3880MFX-1AE/NOPB
Texas Instruments

-
LM3880MFX-1AA/NOPB
Texas Instruments

-
INA234AIYBJR
Texas Instruments

-
INA700AYWFR
Texas Instruments

-
LM3880MF-1AE/NOPB
Texas Instruments

-
LM3880MF-1AA/NOPB
Texas Instruments

-
LM3881MM/NOPB
Texas Instruments

-
UCC2802DTR
Texas Instruments

-
NCP4305DMTTWG
onsemi
-
INA237AIDGSR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
