My Inquiry
My Account
STMicroelectronics STR750FV0T6
- Part No.:
- STR750FV0T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STR750FV0T6.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,825
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STR750FV0T6 from STMicroelectronics is a 32-bit ARM7TDMI-S™ microcontroller with 64 KB Flash (Bank 0), 16 KB RWW Flash (Bank 1), 16 KB SRAM, integrated CAN 2.0B, USB Full-Speed (12 Mb/s), three UARTs, two SSPs, I²C, 10-bit ADC (11 channels), six 16-bit timers including motor-control PWM with dead-time generation, and SMI for external serial Flash boot - deployed in industrial motor drives and embedded control systems.
For engineers reviewing the STR750FV0T6 datasheet, STR750FV0T6 pinout, STR750FV0T6 application, or STR750FV0T6 equivalent, this device supports dual-voltage operation (3.3 V ±10% or 5 V ±10%), real-time clock with auto-wake-up, nested interrupt controller (32 vectors, 16 IRQ priorities), and DMA-driven peripheral operation - critical for deterministic timing in brushless DC motor control and USB-CAN gateway designs.
Technical Context
The STR750FV0T6 integrates an ARM7TDMI-S core running at up to 60 MHz (54 DMIPS), with on-chip voltage regulators enabling single-supply operation. Its memory subsystem includes burst-mode Flash access (0 wait states @ 60 MHz sequential), 16 KB RWW Flash for parameter storage, and 16 KB zero-wait-state SRAM.
Peripherals are organized across AHB and APB buses: CAN and USB share dedicated clock domains (48 MHz USB derived from PLL), while TIM/PWM/ADC/UART/SSP are APB-connected with DMA channel mapping (UART0, SSP0, PWM, TIM0, ADC). The EIC supports 16 external wake-up lines and prioritized IRQ/FIQ handling with sub-µs latency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM7TDMI-S 32-bit RISC CPU, 54 DMIPS @ 60 MHz - enables real-time OS scheduling and deterministic interrupt response in motor control loops. |
| Flash Memory | 64 KB Bank 0 + 16 KB RWW Flash (100k write/erase cycles, 20-yr data retention @ 85°C) - supports firmware updates without halting application execution. |
| SRAM | 16 KB high-speed embedded SRAM, zero-wait-state access - sufficient for stack, heap, and DMA buffers in USB/CAN concurrent operation. |
| Clock System | Internal PLL with 4/8 MHz crystal input; generates 60 MHz AHB, 48 MHz USB, and 32 MHz APB clocks - eliminates need for external oscillators beyond crystal. |
| ADC | 10-bit SAR ADC, 11-channel input (LQFP64), 3.75 µs min conversion time, programmable watchdog - suitable for analog sensor sampling in closed-loop motor feedback. |
| PWM Timer | 16-bit 6-channel synchronizable PWM with dead-time insertion, edge/center-aligned modes - directly drives 3-phase inverter gate drivers in BLDC applications. |
| CAN Interface | CAN 2.0B Active compliant, 1 Mbit/s bit rate, 32-message object RAM buffer - enables robust fieldbus communication in industrial automation nodes. |
Pinout & Package
LQFP64 package (10 × 10 mm, 0.5 mm pitch), RoHS-compliant, operating ambient temperature range –40 °C to +85 °C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDD_IO | Power supply inputs | VDD = core logic (1.8 V regulated internally); VDD_IO = I/O bank (3.3 V or 5 V externally supplied) - supports mixed-voltage interfacing. |
| OSC_IN / OSC_OUT | Crystal oscillator terminals | Accepts 4 MHz or 8 MHz fundamental-mode crystal; internal oscillator failure detection switches to 5 MHz RC backup - ensures fail-safe boot. |
| PA0–PA15, PB0–PB15, PC0–PC15, PD0–PD7 | General-purpose I/O ports | 72 GPIOs total (38 usable in LQFP64); atomic SET/RES bits enable race-free register manipulation in RTOS contexts. |
| CAN_RX / CAN_TX | CAN physical layer interface | Dedicated differential pair pins mapped to APB-peripheral; require external transceiver (e.g., TJA1040) - not electrically isolated on-chip. |
| USB_DP / USB_DM | USB Full-Speed differential pair | Require 1.5 kΩ pull-up on DP for device enumeration; only functional under 3.3 V ±10% supply - 5 V operation disables USB. |
| AD0–AD10 | Analog input channels | 11 dedicated ADC input pins (LQFP64); support scan mode with FIFO and trigger synchronization to TIM0 - enables synchronized current/voltage sampling. |
Key Features
| Feature | Design Value |
|---|---|
| Serial Memory Interface (SMI) | Direct boot and code execution from up to 64 MB external serial Flash - eliminates need for external parallel memory in cost-sensitive designs. |
| Motor Control PWM Timer | 6-channel output with configurable dead time, emergency stop input, and synchronization link to standard timers - enables precise 3-phase inverter timing without software overhead. |
| Nested Interrupt Controller (EIC) | 32 interrupt vectors, 16 priority levels, <1 µs latency - guarantees timely response to CAN message reception and ADC end-of-conversion events. |
| Low-Power Modes | SLOW, WFI, STOP, STANDBY with RTC retention; STOP mode retains SRAM and registers using V18_BKP - extends battery life in portable medical devices. |
| DMA Controller | 4-channel, circular buffer support, peripheral-triggered transfers for UART0, SSP0, PWM, TIM0, ADC - offloads CPU during high-bandwidth USB/CAN data streaming. |
Applications
| Brushless DC Motor Drive | Industrial CAN Gateway |
|---|---|
|
Use Scenario: Closed-loop commutation of 3-phase BLDC motors in HVAC blowers and power tools. IC Role / Device Role / Timing Role: Real-time PWM generation, ADC-sampled current sensing, and position estimation via Hall sensors or back-EMF. Use Value: Integrated 6-channel PWM with dead-time control and TIM synchronization eliminates external timer ICs and reduces PCB area by >25%. |
Use Scenario: Protocol translation between CAN fieldbus and USB host in PLC programming interfaces. IC Role / Device Role / Timing Role: Dual-role peripheral controller managing CAN message buffering and USB endpoint configuration with zero-copy DMA. Use Value: On-chip CAN 2.0B + USB Full-Speed + 16 KB RWW Flash enables firmware-over-USB updates without external memory. |
| Programmable Logic Controller (PLC) I/O Module | Medical Infusion Pump Controller |
|
Use Scenario: Digital I/O expansion and analog sensor acquisition in DIN-rail mounted PLC modules. IC Role / Device Role / Timing Role: Deterministic I/O scanning via GPIO remapping, ADC-triggered alarms, and watchdog supervision of safety-critical tasks. Use Value: Atomic bit SET/RES operations and nested interrupt controller ensure glitch-free I/O state changes during multi-tasking. |
Use Scenario: Battery-powered infusion pump requiring precise flow-rate control and low-power standby. IC Role / Device Role / Timing Role: RTC-driven alarm wake-up, ADC-monitored pressure/flow sensors, and STOP-mode power management. Use Value: STANDBY mode draws <1 µA while retaining RTC alarm capability - extends AA battery life to >12 months. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit ARM-based microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F103C8T6 | Cortex-M3 core, 64 KB Flash, no CAN+USB coexistence in 48-pin package; lacks RWW Flash and SMI. | Lower-cost replacement where CAN and USB are not required simultaneously; no external serial Flash boot support. | Select when migrating legacy STR750 designs to Cortex-M ecosystem and external memory is unnecessary. |
| NXP LPC2148 | ARM7TDMI-S core, 512 KB Flash, no integrated USB PHY; requires external USB transceiver and lacks RWW Flash partitioning. | Higher Flash capacity but no native USB device interface; CAN timing less deterministic due to shared APB bus arbitration. | Prefer when large local program storage is needed and USB connectivity is implemented via external chip (e.g., CP2102). |
Compared with STM32F103C8T6 and LPC2148, the STR750FV0T6 uniquely combines CAN 2.0B + USB Full-Speed + RWW Flash + SMI in a single LQFP64 package - enabling compact, self-contained fieldbus-to-PC gateways without external memory or transceivers.
Availability
STR750FV0T6 is available at Aetrix Electronics and suitable for industrial motor drives, CAN-USB protocol converters, PLC I/O modules, and battery-powered medical devices requiring stable component supply across extended product lifecycles.
Supply support for STR750FV0T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors.
The STR750 family targets industrial and appliance applications requiring robust real-time control, mixed-voltage I/O, and integrated fieldbus peripherals - specifically engineered for motor drive, energy metering, and embedded gateway use cases.
FAQ
Does STR750FV0T6 support simultaneous CAN and USB operation?
Yes, but only in LQFP100 and LFBGA100 packages. In the LQFP64 variant (STR750FV0T6), CAN and USB share physical pins and cannot operate concurrently - design must choose one interface or implement time-multiplexed usage with careful pin reconfiguration.
What is the maximum ADC sampling rate achievable with DMA?
With minimum 3.75 µs conversion time and DMA-triggered continuous scan mode, the STR750FV0T6 achieves up to 266.7 kSPS per channel. Full 11-channel scan completes in ~4.13 ms, limited by APB bus bandwidth and DMA arbitration latency.
How is the 16 KB RWW Flash used in practice?
The 16 KB RWW Flash (Bank 1) is typically allocated for non-volatile parameter storage - such as motor calibration coefficients, CAN node IDs, or user configuration settings - allowing runtime updates without erasing or halting the main application in Bank 0.
Can STR750FV0T6 operate from a 5 V supply while using USB?
No. USB operation requires VDD within 3.3 V ±10%; applying 5 V disables the USB PHY. The device supports 5 V I/O tolerance only when powered by 3.3 V core - for true 5 V system integration, external level shifters or USB isolators are required.
STR750FV0T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STR7
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- DMA, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 16x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STR750FV0T6 FAQ
1.How can I place an order for STR750FV0T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STR750FV0T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STR750FV0T6 reliable?
The price and inventory of STR750FV0T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STR750FV0T6 is usually 5 days.
3.What payment methods are accepted for STR750FV0T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STR750FV0T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STR750FV0T6?
STR750FV0T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STR750FV0T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STR750FV0T6?
For technical support, including STR750FV0T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STR750FV0T6 requirements.
6.How does Aetrix verify that STR750FV0T6 is sourced from the original manufacturer or authorized distributors?
All STR750FV0T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STR750FV0T6 meets industry standards.
7.What is the process for return or replacement of STR750FV0T6?
All STR750FV0T6 units undergo pre-shipment inspection (PSI). If there is an issue with STR750FV0T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STR750FV0T6 part is unused and in its original packaging.
Return procedure for STR750FV0T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STR750FV0T6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
