My Inquiry
My Account
STMicroelectronics STR750FV2T6
- Part No.:
- STR750FV2T6
- Manufacturer:
- STMicroelectronics
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
STR750FV2T6.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STR750FV2T6 from STMicroelectronics is an ARM7TDMI-S™ 32-bit microcontroller with 256 KB Flash (Bank 0), 16 KB RWW Flash (Bank 1), 16 KB SRAM, integrated CAN 2.0B, USB Full-Speed (12 Mb/s), and a 6-channel motor-control PWM timer. It operates at up to 60 MHz, supports dual supply (3.3 V ±10% or 5 V ±10%), and targets industrial motor control and embedded communication gateways.
For engineers reviewing the STR750FV2T6 datasheet, STR750FV2T6 pinout, STR750FV2T6 application, or STR750FV2T6 equivalent, key selection considerations include its LQFP64 package, 38 GPIOs, 11-channel 10-bit ADC (3.75 µs min conversion), nested interrupt controller (32 vectors, 16 IRQ priorities), and simultaneous CAN + USB support - constrained only in LQFP64 where CAN and USB share resources and require careful routing.
Technical Context
The STR750FV2T6 integrates an ARM7TDMI-S core with a dedicated 16-bit 6-channel synchronizable PWM timer supporting dead-time insertion, edge/center-aligned waveforms, and emergency stop - essential for brushless DC and induction motor drives. Its memory subsystem includes two Flash banks: Bank 0 (256 KB, 10k write/erase cycles) for code and Bank 1 (16 KB RWW, 100k cycles) for runtime parameter storage.
It features a Serial Memory Interface (SMI) enabling boot and execution from external serial Flash (up to 64 MB), a 4-channel DMA controller servicing UART0, SSP0, PWM, TIM0, and ADC, and a real-time clock driven by either 32.768 kHz crystal or internal low-power RC oscillator - all managed under five low-power modes including STOP and STANDBY with backup register retention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | ARM7TDMI-S 32-bit RISC CPU delivering 54 DMIPS @ 60 MHz - enables deterministic real-time task scheduling in resource-constrained embedded systems. |
| Flash Memory | 256 KB Bank 0 + 16 KB RWW Bank 1 (10k/100k W/E cycles, 20-yr data retention @ 85°C) - supports firmware updates without halting application execution. |
| ADC | 10-bit, 11-channel (LQFP64), 3.75 µs min conversion time, programmable analog watchdog - suitable for fast closed-loop current/voltage sensing in motor control. |
| CAN Interface | CAN 2.0B Active compliant, up to 1 Mb/s bit rate, 32-message object RAM buffer - enables robust fieldbus communication in industrial automation nodes. |
| USB Interface | Full-Speed (12 Mb/s) device-only peripheral with 8 configurable endpoints, 48 MHz clock derived internally from PLL - eliminates need for external USB oscillator. |
| Supply Range | Single 3.3 V ±10% or 5 V ±10%; USB operation requires 3.3 V ±10% - simplifies power design while maintaining I/O tolerance flexibility. |
| Operating Temp | –40 °C to +85 °C ambient - validated for industrial-grade deployment in programmable logic controllers and UPS systems. |
Pinout & Package
LQFP64 (10 × 10 mm, 0.5 mm pitch) package with exposed thermal pad; 38 GPIOs, 11 analog inputs, and dedicated pins for CANH/CANL, USB_DP/USB_DM, and PWM output channels (CH1–CH6).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO | Digital, analog, and I/O power supplies | Separate domains allow noise isolation between ADC and digital logic; VDDIO supports 3.3 V or 5 V I/O levels depending on power scheme. |
| VSS, VSSA, VSSIO | Digital, analog, and I/O ground returns | Independent grounding minimizes coupling of switching noise into sensitive analog measurements. |
| OSC_IN / OSC_OUT | External crystal/ceramic oscillator interface | Supports 4 MHz or 8 MHz fundamental-mode crystals; internal PLL multiplies to 60 MHz AHB and 48 MHz USB clocks. |
| CANH / CANL | CAN bus differential transceiver outputs | Direct connection to ISO 11898-compliant physical layer; no external transceiver required for basic node testing. |
| USB_DP / USB_DM | USB Full-Speed differential data lines | On-chip pull-up resistor on USB_DP enables enumeration as full-speed device; requires 3.3 V supply for compliance. |
| PWM_CH1–CH6 | Motor control PWM output terminals | Map to GPIO pins PA0–PA5 (default); support complementary outputs with programmable dead time for 3-phase inverter gate driving. |
Key Features
| Feature | Design Value |
|---|---|
| Read-While-Write Flash Bank | 16 KB RWW Flash (Bank 1) enables over-the-air parameter updates without halting real-time control loops. |
| Motor Control PWM Timer | 16-bit 6-channel synchronizable PWM with dead-time generation, edge/center alignment, and emergency stop - directly supports 3-phase BLDC commutation. |
| Nested Interrupt Controller | 32 interrupt vectors with 16 priority levels and 2 FIQ sources - reduces latency for time-critical CAN message handling and ADC triggers. |
| Serial Memory Interface (SMI) | Boot and execute-in-place from external serial Flash (up to 64 MB across 4 banks) - expands code space beyond on-chip Flash limits. |
| Low-Power Modes | STOP mode retains SRAM and registers with <5 µA typical current; STANDBY mode drops to <1 µA with RTC active on V18_BKP - extends battery life in portable equipment. |
Applications
| Industrial Motor Drive | USB-Capable Industrial Gateway |
|---|---|
|
Use Scenario: Closed-loop speed/position control of 3-phase brushless DC motors in HVAC blowers and conveyor systems. IC Role / Device Role / Timing Role: Primary controller executing FOC algorithm, generating 6-channel PWM with synchronized ADC sampling, and managing CAN-based command interface. Use Value: Integrated motor timer with dead-time control and 11-channel ADC eliminates external timing ICs and reduces BOM count by ≥3 components. |
Use Scenario: Protocol translation node connecting legacy RS-485 field devices to USB-hosted SCADA software. IC Role / Device Role / Timing Role: Dual-interface bridge: CAN/UART handles fieldbus messaging while USB provides plug-and-play host connectivity and firmware update channel. Use Value: On-chip USB device + CAN + 3 UARTs enable single-chip gateway architecture - avoids external USB-to-serial bridge ICs and associated level-shifting. |
| Programmable Logic Controller (PLC) I/O Module | Uninterruptible Power Supply (UPS) Monitor |
|
Use Scenario: DIN-rail mounted digital I/O expansion module with local logic execution and CANopen stack. IC Role / Device Role / Timing Role: Real-time I/O scheduler using TB timer and WDG; processes discrete inputs, drives outputs via GPIO, and communicates status via CAN. Use Value: 38 GPIOs with atomic bit SET/RES operations simplify direct hardware control of relays and indicators without software bit-banging overhead. |
Use Scenario: Battery-backed monitoring unit tracking AC input, DC bus voltage, battery charge state, and load current in line-interactive UPS. IC Role / Device Role / Timing Role: System supervisor: RTC maintains time-stamped event logs; ADC monitors 6 analog rails; USB enables configuration and diagnostics. Use Value: Integrated RTC with alarm wake-up and 10-bit ADC with programmable watchdog allow autonomous fault logging during mains failure - no external supervisor IC needed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit ARM-based microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F103C8T6 | Cortex-M3 core (72 MHz), 64 KB Flash, 20 KB RAM, no CAN+USB coexistence constraint in 48-pin LQFP. | Lacks dedicated motor-control PWM with dead-time; uses general-purpose timers requiring software coordination for 3-phase output. | Preferred for cost-sensitive USB-HID or sensor hub designs where CAN is secondary; not recommended for high-fidelity motor control. |
| NXP LPC2368 | ARM7TDMI-S core (72 MHz), 512 KB Flash, 96 KB RAM, USB + CAN + Ethernet MAC, but no RWW Flash or SMI. | Includes Ethernet PHY interface and larger memory - suited for networked gateway applications where serial Flash boot is unnecessary. | Choose when Ethernet connectivity is mandatory and external Flash boot is not required; higher pin count (100-LQFP) increases PCB area. |
Compared with STM32F103C8T6 and LPC2368, the STR750FV2T6 uniquely combines ARM7 compatibility, RWW Flash for runtime parameter storage, and hardware-synchronized 6-channel PWM - making it optimal for legacy ARM7 toolchain users needing motor control + dual-protocol (CAN+USB) integration in compact LQFP64 form factor.
Availability
STR750FV2T6 is available at Aetrix Electronics and suitable for industrial motor drives, USB-capable PLC modules, and uninterruptible power supply monitors requiring stable component supply, long-term lifecycle support, and qualified automotive/industrial temperature grade availability.
Supply support for STR750FV2T6 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive semiconductors since 1987.
The STR750 family was engineered specifically for industrial embedded control applications demanding mixed-signal precision, real-time responsiveness, and dual-protocol (CAN + USB) connectivity - targeting motor drives, energy infrastructure, and programmable automation controllers.
FAQ
Does STR750FV2T6 support simultaneous CAN and USB operation in LQFP64 package?
Yes, but with hardware resource constraints: CAN and USB share the same AHB bus arbitration and require careful clock domain synchronization. The datasheet confirms functional coexistence in LQFP64, though USB endpoints and CAN message objects must be allocated within shared RAM limits (max 32 CAN objects, 8 USB endpoints). No pin conflict exists - CANH/CANL and USB_DP/USB_DM occupy distinct pins.
What is the maximum ADC sampling rate achievable with DMA and timer trigger?
The 10-bit ADC achieves minimum 3.75 µs conversion time per sample. With TIM2 triggering and DMA channel 3 configured for circular buffer transfer to SRAM, sustained throughput reaches 267 kSPS (1 / 3.75 µs) for single-channel acquisition. In scan mode across 11 channels, effective aggregate rate is ~24 kSPS per channel due to sequencing overhead and FIFO management.
How is Flash memory protection implemented on STR750FV2T6?
Flash protection is enforced via hardware lock bits per 4-KB sector in Bank 0 and per 2-KB sector in Bank 1. Readout protection (RDP) level 1 prevents JTAG/SWD debug access and blocks Flash read via APB interface; write protection (WRP) disables erase/program operations for selected sectors. Both are set via option bytes programmed through SWD or bootloader UART interface.
Can the internal 32.768 kHz RTC oscillator operate during STOP mode?
Yes - the internal low-power RC oscillator (typical 300 kHz, calibrated range 200–400 kHz) remains active in STOP mode when configured as RTC clock source. It draws <1 µA and sustains RTC counter, alarm, and wake-up functionality while preserving SRAM and register contents. External 32.768 kHz crystal operation is also supported but consumes slightly more current.
STR750FV2T6 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- 100-LQFP
- Series:
- STR7
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, SPI, SSI, SSP, UART/USART, USB
- Peripherals:
- DMA, PWM, WDT
- Number of I/O:
- 72
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 5.5V
- Data Converters:
- A/D 16x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
STR750FV2T6 FAQ
1.How can I place an order for STR750FV2T6 through Aetrix?
Please submit a Request for Quotation (RFQ) for STR750FV2T6 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STR750FV2T6 reliable?
The price and inventory of STR750FV2T6 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STR750FV2T6 is usually 5 days.
3.What payment methods are accepted for STR750FV2T6?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STR750FV2T6 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STR750FV2T6?
STR750FV2T6 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STR750FV2T6 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STR750FV2T6?
For technical support, including STR750FV2T6 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STR750FV2T6 requirements.
6.How does Aetrix verify that STR750FV2T6 is sourced from the original manufacturer or authorized distributors?
All STR750FV2T6 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STR750FV2T6 meets industry standards.
7.What is the process for return or replacement of STR750FV2T6?
All STR750FV2T6 units undergo pre-shipment inspection (PSI). If there is an issue with STR750FV2T6, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STR750FV2T6 part is unused and in its original packaging.
Return procedure for STR750FV2T6:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STR750FV2T6 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
