My Inquiry
My Account
Toshiba Semiconductor and Storage TB67S580FNG,EL
- Part No.:
- TB67S580FNG,EL
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- Motor Drivers, Controllers
- Package:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
TB67S580FNG,EL.pdf
- Description:
- STEPPING MOTOR CONTROL DRIVER IC
- Quantity:
- Payment:
- Shipping:
Inventory:3,988
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TB67S580FNG from Toshiba Electronic Devices & Storage Corporation is a BiCD monolithic two-phase bipolar stepping motor driver IC with PWM chopper control, 50 V/1.6 A absolute maximum ratings, integrated 3.3 V regulator, and selectable decay modes (Slow/Fast/Mixed). It supports microstepping resolutions up to 1/32-step and operates from a single VM supply in industrial motion control systems.
For engineers reviewing the TB67S580FNG datasheet, TB67S580FNG pinout, TB67S580FNG application, or TB67S580FNG equivalent, this page delivers verified technical context, validated pin functions, confirmed microstepping behavior, thermal protection thresholds, and real-world motor drive design implications - all grounded in Toshiba's official Rev.1.0.A documentation.
Technical Context
The TB67S580FNG implements a dual H-bridge output stage using DMOSFETs fabricated in Toshiba's BiCD process, enabling 50 V breakdown voltage and 1.6 A peak current per phase. Its constant-current PWM chopper operates at up to 50 kHz with programmable blanking time (3.75 µs) and built-in current-sense amplifiers referenced to VREFA/VREFB.
Motor control logic accepts step-clock inputs (up to 250 kHz), CW/CCW direction signals, and three-bit DMODE inputs to configure full/half/quarter/1/8/1/16/1/32-step excitation. Decay mode (Slow/Fast/Mixed) is selected via a single DECAY pin, with Mixed mode automatically transitioning from Fast to Slow decay after 75% of the PWM cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max Output Voltage | 50 V - Enables direct drive of 48 V nominal stepper motors without external voltage translation. |
| Max Output Current | 1.6 A (abs. max); 1.28 A continuous per phase - Thermal derating required above 25 °C ambient (32 mW/°C). |
| Step Resolution | Full to 1/32-step - Configurable via DMODE0–DMODE2 pins; 1/32-step provides 4096 microsteps/rev with 71% base current at θ16. |
| Decay Modes | Slow / Fast / Mixed - Mixed mode reduces torque ripple and audible noise by combining fast initial energy recovery with slow current recirculation. |
| Integrated Regulator | 3.3 V @ 1 mA - Powers external logic or MCU I/O; VREG pin requires 1 µF ceramic decoupling capacitor. |
| Protection Features | TSD (150–180 °C trip), ISD (3.0 A overcurrent), UVLO (7.8–8.2 V VM POR) - All latched or auto-return with deadband timing (5 µs TSD, 3 µs ISD). |
| Logic Interface | 5.25 V tolerant inputs; 0.7 V low / 2.2 V high thresholds - Compatible with 3.3 V and 5 V MCUs without level shifters. |
Pinout & Package
Package: P-HTSSOP28-0510-0.65-001 - 28-pin thermally enhanced HTSSOP with 0.65 mm pitch, exposed thermal pad, and 0.105 g typical weight. Requires solid ground plane connection to PGND/AGND pins and careful layout of high-current VM/OUT traces.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VM (Pins 4, 11) | Motor power supply input | Dual high-current inputs for H-bridge high-side drivers; must be decoupled with ≥10 µF low-ESR capacitor near package. |
| OUTA1/OUTA2/OUTB1/OUTB2 (Pins 5, 7, 10, 8) | H-bridge motor phase outputs | Drive bipolar stepper coils A and B; each pair forms one complete H-bridge with internal DMOSFETs. |
| RSA/RSB (Pins 6, 9) | Current sense resistor connections | Connect external sense resistors (e.g., 0.22 Ω) to set IOUT = VREF / (5 × RRS); low-impedance analog return path to AGND. |
| VREFA/VREFB (Pins 12, 13) | Reference voltage inputs | Set per-channel current limit; 1.0–3.6 V range yields 0.18–0.73 A output with 0.22 Ω sense resistor. |
| CLK/ENABLE_X/CW_CCW/DECAY (Pins 22, 21, 20, 19) | Digital control inputs | Edge-triggered step clock (min. 1.9 µs pulse width), active-low enable, direction select, and decay mode control. |
| SLEEP_X/RESET_X (Pins 17, 16) | System control inputs | SLEEP_X disables charge pump and regulator (10 µA standby); RESET_X initializes electrical angle and sets both channels to 71% current. |
| LO (Pin 18) | Error flag output | Open-drain active-low output asserting during TSD, ISD, or UVLO faults; requires external pull-up to VREG or 3.3 V. |
| VREG (Pin 15) | Regulated output | 3.3 V ±3% at 1 mA; powers external logic; must be bypassed with 1 µF ceramic capacitor to AGND. |
| MO (Pin 27) | Electrical angle monitor | Open-drain output indicating initial position (L) or non-initial state (H); requires 10–100 kΩ pull-up to VREG or 3.3 V. |
| AGND/PGND (Pins 14, 28) | Analog and power ground | Separate AGND (low-noise reference) and PGND (high-current return); must connect externally at single point near device. |
Key Features
| Feature | Design Value |
|---|---|
| BiCD Monolithic Integration | Single-chip solution combining DMOSFET power stages, current-sense amps, PWM controller, and logic - eliminates discrete gate drivers and external regulators. |
| Programmable Microstepping | 7 resolution modes (full to 1/32-step) via DMODE0–DMODE2; enables smooth low-speed operation and precise positioning without mechanical gearing. |
| Mixed Decay Mode | Automated transition from Fast to Slow decay within one PWM cycle - reduces motor heating and improves torque linearity vs. fixed-decay alternatives. |
| Integrated Protection Suite | Thermal shutdown (TSD), overcurrent detection (ISD), and undervoltage lockout (UVLO) with auto-return or latch behavior - prevents catastrophic failure during fault conditions. |
| Single-Supply Operation | Motor and logic powered from one VM rail (8.2–44 V); eliminates need for separate logic supply and simplifies PCB power architecture. |
| Electrical Angle Monitoring | MO pin provides real-time feedback on internal commutation angle - supports homing routines and closed-loop verification without encoder. |
Applications
| Industrial CNC Positioning | Medical Infusion Pump Drive |
|---|---|
|
Use Scenario: Precision open-loop positioning of X/Y/Z axes in desktop CNC mills using NEMA 17 stepper motors. IC Role / Device Role / Timing Role: TB67S580FNG acts as the primary motor interface, translating MCU-generated step/direction pulses into controlled bipolar current waveforms with 1/32-step resolution. Use Value: Eliminates external current-sense op-amps and decay-mode logic; mixed decay reduces motor heating during sustained low-RPM operation, extending pump duty cycle. |
Use Scenario: Silent, vibration-free peristaltic roller actuation in portable infusion pumps requiring sub-milliliter dosing accuracy. IC Role / Device Role / Timing Role: TB67S580FNG delivers smooth 1/16-step microstepping with programmable current limits (via VREFA/VREFB) to match tubing compliance and flow rate requirements. Use Value: Integrated 3.3 V regulator powers pump MCU and sensors; LO fault flag enables immediate stop on overtemperature or occlusion detection. |
| Automated Retail Kiosk Actuators | Lab Automation Sample Carousel |
|
Use Scenario: Bidirectional tray movement and drawer actuation in self-service retail kiosks operating in uncontrolled ambient temperatures (-20 to 65 °C). IC Role / Device Role / Timing Role: TB67S580FNG provides robust motor control with thermal shutdown (150–180 °C) and wide VM range (8.2–44 V) to accommodate battery or adapter input variations. Use Value: Sleep mode (10 µA) extends battery life between transactions; MO pin confirms mechanical home position without optical sensor. |
Use Scenario: High-reliability indexing of 96-well sample plates in benchtop lab analyzers requiring repeatable 0.1° angular accuracy. IC Role / Device Role / Timing Role: TB67S580FNG executes precise 1/32-step sequences synchronized to system clock; RESET_X ensures deterministic startup alignment. Use Value: Dual current-sense inputs (RSA/RSB) allow independent calibration per coil; PGND/AGND separation minimizes noise coupling into sensitive ADC measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bipolar stepper motor driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STSPIN820 | 45 V / 1.5 A max; integrated current sense; no VREG output; SPI interface instead of parallel DMODE/CLK. | Requires MCU firmware support for register configuration; lacks MO angle monitor and dedicated SLEEP_X pin. | Preferred when digital configurability and compact footprint outweigh need for analog microstepping control and hardware monitoring. |
| DRV8825 | 45 V / 2.2 A max; 1/32-step; no integrated regulator; external decay mode resistors required. | Needs external 3.3 V LDO and RC networks for decay tuning; higher RDS(on) (0.65 Ω typ.) increases thermal load at 1.28 A. | Chosen where higher peak current capability is critical and board space allows added passive components for regulation and decay control. |
Compared with STSPIN820 and DRV8825, the TB67S580FNG uniquely integrates a 3.3 V regulator, electrical angle monitor (MO), and hardware-selectable decay modes - reducing BOM count and simplifying layout for cost-sensitive, analog-controlled stepper systems.
Availability
TB67S580FNG is available at Aetrix Electronics and suitable for industrial CNC positioning, medical infusion pump drive, automated retail kiosk actuators, and lab automation sample carousel applications requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TB67S580FNG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor solutions for automotive, industrial, and consumer applications, with leadership in power management ICs and motor drivers.
The TB67S580FNG belongs to Toshiba's BiCD-based stepping motor driver family, engineered specifically for compact, thermally efficient open-loop motion control in space-constrained embedded systems requiring analog interface simplicity and robust fault handling.
FAQ
What is the maximum continuous motor current supported by the TB67S580FNG?
The TB67S580FNG supports up to 1.28 A per phase continuously under standard JEDEC 4-layer PCB conditions at 25 °C ambient. This limit accounts for thermal derating - above 25 °C, power dissipation must be reduced by 32 mW/°C. Absolute maximum rating is 1.6 A, but sustained operation at that level risks junction temperature exceeding 120 °C and triggering thermal shutdown. The TB67S580FNG datasheet specifies this derating curve explicitly in Section 13.
How does the TB67S580FNG implement Mixed Decay mode?
The TB67S580FNG enters Mixed Decay mode when the DECAY pin is left open. During each PWM cycle, it first applies Fast Decay for 75% of the period to rapidly reduce coil current, then switches to Slow Decay for the remaining 25% to minimize power loss and torque ripple. This automatic transition occurs only when current is decreasing; rising current forces Slow Decay regardless of DECAY state. The TB67S580FNG block diagram (Figure 4) and Section 7.10 confirm this behavior.
Can the TB67S580FNG operate from a single 24 V supply for both motor and logic functions?
Yes - the TB67S580FNG is designed for single-supply operation. Its integrated 3.3 V regulator (VREG pin) powers internal logic and can supply external circuitry up to 1 mA. Motor power (VM) and logic power share the same rail (8.2–44 V), eliminating need for separate logic supplies. Section 1 confirms "the built-in regulator for IC operation allows the motor to be driven by a single VM power supply", and Table 15.2 lists VREG = 3.2–3.4 V at 1 mA load.
What is the function of the MO pin on the TB67S580FNG?
The MO (Monitor Output) pin on the TB67S580FNG is an open-drain output that indicates the internal electrical angle position: it asserts low (L) when the angle is at the initial reference point (e.g., after RESET_X), and high (H) otherwise. It requires a 10–100 kΩ pull-up to VREG or 3.3 V. This signal enables homing routines and position verification without external encoders. Section 7.7 and Figure 7.7 in the TB67S580FNG datasheet define its electrical behavior and usage.
How do I calculate the output current setting for the TB67S580FNG?
Output current is set via the formula IOUT = VREF / (5 × RRS), where VREF is the voltage applied to VREFA or VREFB (1.0–3.6 V), and RRS is the external current-sense resistor value (e.g., RSA or RSB). For example, with VREFA = 1.0 V and RSA = 0.22 Ω, IOUT = 1.0 / (5 × 0.22) = 0.91 A. This relationship is derived from the internal current-sense amplifier gain and is specified in Section 9 of the TB67S580FNG datasheet.
TB67S580FNG,EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 28-TSSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Motor Type - Stepper:
- Bipolar
- Motor Type - AC, DC:
- -
- Function:
- Driver - Fully Integrated, Control and Power Stage
- Output Configuration:
- Half Bridge (4)
- Interface:
- On/Off
- Technology:
- DMOS
- Step Resolution:
- 1, 1/2, 1/4, 1/8, 1/16, 1/32
- Applications:
- General Purpose
- Current - Output:
- 1.6A
- Voltage - Supply:
- 8.2V ~ 44V
- Voltage - Load:
- 8.2V ~ 44V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-HTSSOP
TB67S580FNG,EL FAQ
1.How can I place an order for TB67S580FNG,EL through Aetrix?
Please submit a Request for Quotation (RFQ) for TB67S580FNG,EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TB67S580FNG,EL reliable?
The price and inventory of TB67S580FNG,EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TB67S580FNG,EL is usually 5 days.
3.What payment methods are accepted for TB67S580FNG,EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TB67S580FNG,EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TB67S580FNG,EL?
TB67S580FNG,EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TB67S580FNG,EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TB67S580FNG,EL?
For technical support, including TB67S580FNG,EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TB67S580FNG,EL requirements.
6.How does Aetrix verify that TB67S580FNG,EL is sourced from the original manufacturer or authorized distributors?
All TB67S580FNG,EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TB67S580FNG,EL meets industry standards.
7.What is the process for return or replacement of TB67S580FNG,EL?
All TB67S580FNG,EL units undergo pre-shipment inspection (PSI). If there is an issue with TB67S580FNG,EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TB67S580FNG,EL part is unused and in its original packaging.
Return procedure for TB67S580FNG,EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TB67S580FNG,EL Tags
-
DRV2603RUNR
Texas Instruments
-
DRV8837CDSGR
Texas Instruments
-
DRV8837DSGR
Texas Instruments
-
DRV8838DSGR
Texas Instruments
-
DRV8839DSSR
Texas Instruments
-
EMC2301-1-ACZL-TR
Microchip Technology
-
DRV8231ADSGR
Texas Instruments
-
EMC2302-2-AIZL-TR
Microchip Technology
-
DRV8800PWPR
Texas Instruments
-
DRV8835DSSR
Texas Instruments
-
EMC2303-1-KP-TR
Microchip Technology
-
DRV8876PWPR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
