My Inquiry
My Account
Toshiba Semiconductor and Storage TB6819AFG,C,EL
- Part No.:
- TB6819AFG,C,EL
- Manufacturer:
- Toshiba Semiconductor and Storage
- Category:
- PFC (Power Factor Correction)
- Package:
- 8-SOIC (0.173", 4.40mm Width)
- Datasheet:
-
TB6819AFG,C,EL.pdf
- Description:
- IC PFC CTRLR CRM 150KHZ 8SOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,647
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TB6819AFG,C,EL from Toshiba is a Critical Conduction Mode (CRM) Power Factor Correction (PFC) controller IC designed for boost-type AC-DC front-end stages. It operates from 10.0–25 V supply, delivers up to 1.0 A gate drive, integrates OVP-1/OVP-2/UVLO/FOD/BOP/TSD protection, and targets 400 V / 200 W PFC applications in industrial power supplies and LED drivers.
For engineers reviewing the TB6819AFG,C,EL datasheet, TB6819AFG,C,EL pinout, TB6819AFG,C,EL application, or TB6819AFG,C,EL equivalent, this page provides verified functional identity, SOP8 package mapping, confirmed CRM control architecture, real-time protection thresholds (e.g., FB IN OVP-2 = 2.69 V), and validated alternative options for PFC controller selection.
Technical Context
The TB6819AFG,C,EL implements a multiplier-based CRM control loop where MULT pin voltage (0–3.0 V linear range) modulates the IS comparator reference to generate sinusoidal input current. Its ZCD pin detects zero-inductor-current via auxiliary winding with 1.4 V threshold and internal clamp (4–6.3 V), while Timer1 enforces restart within 200 μs if conduction fails.
Protection logic is prioritized: Thermal Shutdown (TSD) forces POUT (pin 7) to float at ≥175°C, while all other protections (OVP-2, FOD, UVLO, BOP) pull POUT low. The E-Amp features 2.51 V reference, 90 μS typical transconductance, and requires external RC filtering to suppress 100 Hz harmonics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 10.0–25.0 V - Enables direct auxiliary winding biasing; UVLO activates below 9.5 V, restarts at 12.0 V. |
| PFC Output OVP Threshold | 2.69 V on FB IN - Disables POUT when PFC output exceeds safe limit; recovers at 2.51 V. |
| ZCD Detection Threshold | 1.4 V (typ.) - Triggers switch-on at zero inductor current; clamp limits pin voltage to 4–6.3 V. |
| Error Amplifier Reference | 2.51 V (typ.) - Sets regulated PFC output voltage via resistive divider; ±50 mV temp drift over −40 to +90°C. |
| Maximum Gate Drive Current | 1.0 A sink - Directly drives MOSFET gates without external buffer in ≤200 W designs. |
| MULT Input Linear Range | 0–3.0 V - Accepts full-wave rectified AC signal scaled for accurate sine-wave envelope tracking. |
| Startup Current | 72.5–99 μA - Enables high-resistance startup networks; supports constant-current start-up circuits. |
Pinout & Package
Package: SOP8 (P-SOP8-0406-1.27-001 / SOP8-P-225-1.27), 1.27 mm pitch, 0.1 g typical weight.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: FB IN | PFC output voltage feedback input | Connects to resistive divider; triggers OVP-2 at 2.69 V and FOD at 0.25 V; reference = 2.51 V. |
| 2: COMP | Error amplifier output | Drives external RC compensation network; requires <20 Hz cutoff to suppress 100 Hz ripple instability. |
| 3: MULT | AC line voltage sensing input | Accepts scaled full-wave rectified input; enables BOP activation below 0.75 V and CRM modulation. |
| 4: IS | Current sense comparator input | Compares MOSFET current against multiplier-derived reference; clamped at 1.7 V max to prevent false turn-off. |
| 5: ZCD | Zero-current detection input | Senses auxiliary winding voltage; sets RS flip-flop at 1.4 V falling edge; internal clamp protects against ringing. |
| 6: GND | Power and signal ground reference | Common return for all analog and digital blocks; must be low-impedance connection to minimize noise coupling. |
| 7: POUT | High-current gate drive output | Delivers 1.0 A sink to external MOSFET gate; floats during TSD, pulled low during all other faults. |
| 8: Vcc | IC supply voltage input | Accepts 10–25 V; internal UVLO disables operation below 9.5 V and re-enables at 12.0 V. |
Key Features
| Feature | Design Value |
|---|---|
| Critical Conduction Mode (CRM) Control | Enables high-efficiency, low-EMI boost PFC with natural sinusoidal input current shaping without complex digital control. |
| Dual Overvoltage Protection | OVP-1 (27.5 V on Vcc) and OVP-2 (2.69 V on FB IN) provide layered defense against input surge and output regulation failure. |
| Comprehensive Fault Management | Integrated UVLO, FOD, BOP, TSD, and LLP ensure robust operation across brown-out, open-loop, light-load, and thermal stress conditions. |
| ZCD with Internal Clamp | Clamps ZCD pin to 4–6.3 V, allowing direct connection to noisy auxiliary windings without external TVS or RC snubbers. |
| Light-Load Power Control (LLP) | Prevents PFC output overvoltage at no-load by resetting RS flip-flop when E-Amp output falls below 1.9 V. |
Applications
| Industrial AC-DC Power Supplies | LED Driver Front-End Stages |
|---|---|
Use Scenario: 400 V / 200 W boost PFC stage in DIN-rail mounted industrial PSUs operating from 85–265 VAC. IC Role / Device Role / Timing Role: CRM controller generating gate pulses synchronized to zero-inductor-current crossings; regulates output via FB IN feedback loop. Use Value: Achieves >0.99 PF and <10% THD across universal input range while integrating all protection functions in SOP8. |
Use Scenario: Constant-voltage PFC front-end for high-bay LED luminaires requiring IEC 61000-3-2 Class C compliance. IC Role / Device Role / Timing Role: Controls MOSFET switching in critical conduction mode to shape input current waveform matching AC line voltage. Use Value: Eliminates need for external protection ICs; built-in FOD and OVP-2 prevent LED driver damage from feedback disconnection or output capacitor failure. |
| Server PSU Auxiliary PFC Modules | Medical Equipment Power Inputs |
Use Scenario: Standalone 150 W auxiliary PFC module feeding isolated DC-DC converters in redundant server power architectures. IC Role / Device Role / Timing Role: Provides regulated 400 V bus with fast transient response; uses Timer1 to guarantee minimum switching frequency under light load. Use Value: Enables compact design with single SOP8 IC; BOP ensures reliable restart after AC line sags without latch-up. |
Use Scenario: PFC stage in Class II medical AC-DC adapters (e.g., patient monitoring devices) requiring enhanced safety isolation and fault containment. IC Role / Device Role / Timing Role: Isolates fault propagation via independent TSD (floating POUT) and OVP-2 (forced low POUT), preventing cascading failures. Use Value: Meets IEC 60601-1 creepage/clearance requirements by eliminating need for secondary-side supervision circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CRM PFC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STNRGPF02TR | Fixed-frequency CCM/CrM hybrid; requires external ZCD comparator; 16-pin SOIC package. | Targets higher-power (>300 W) systems needing programmable frequency; lacks integrated ZCD clamp. | Choose STNRGPF02TR only when designing for >300 W with existing CCM layout; TB6819AFG,C,EL offers lower BOM count for ≤200 W. |
| ICE3PCS01G | Variable-frequency CrM controller with integrated 650 V startup circuit; SOIC-16 package; no OVP-2 on FB IN. | Supports direct HV startup; suited for offline designs without auxiliary winding; lacks dual OVP architecture. | Select ICE3PCS01G for cost-sensitive offline PFC where auxiliary winding is omitted; TB6819AFG,C,EL preferred when precise PFC output OVP is required. |
Compared with STNRGPF02TR and ICE3PCS01G, the TB6819AFG,C,EL uniquely integrates ZCD clamp, dual OVP, and BOP in SOP8-reducing component count and PCB area for 200 W industrial PFC, while offering tighter OVP-2 hysteresis (180 mV) and lower startup current (72.5 μA).
Availability
TB6819AFG,C,EL is available at Aetrix Electronics and suitable for industrial AC-DC power supplies, LED driver front-end stages, and medical equipment power inputs requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TB6819AFG,C,EL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs high-reliability semiconductor solutions for power management, motor control, and interface applications, with global manufacturing and quality certification to ISO 9001 and IATF 16949.
The TB6819AFG,C,EL belongs to Toshiba's BiCD analog power IC product line, engineered specifically for cost-effective, high-efficiency CRM-based PFC controllers in industrial and lighting applications demanding integrated protection and compact packaging.
FAQ
What is the exact function of the MULT pin in the TB6819AFG,C,EL?
The MULT pin in the TB6819AFG,C,EL accepts a resistively divided full-wave rectified AC voltage (0–3.0 V linear range) to generate the sinusoidal reference for the IS comparator. It directly feeds the internal multiplier circuit, enabling Critical Conduction Mode operation by modulating the current threshold in sync with the AC line envelope. Its 0.75 V brown-out threshold also controls IC enable/disable sequencing.
How does the TB6819AFG,C,EL handle thermal shutdown, and what happens to POUT during TSD?
When the TB6819AFG,C,EL junction temperature reaches 175°C (typ.), Thermal Shutdown (TSD) activates and forces POUT (pin 7) into a high-impedance floating state-not low-as a safety measure to prevent uncontrolled gate drive. The IC resumes operation only after temperature falls below 150°C (typ.) hysteresis. This differs from all other protections (OVP-2, FOD, UVLO), which pull POUT low.
Can the TB6819AFG,C,EL be used without an auxiliary winding for ZCD detection?
No-the TB6819AFG,C,EL requires ZCD pin connection to an auxiliary winding for reliable zero-current detection. Its internal ZCD comparator relies on the polarity and timing of the auxiliary winding voltage to set the RS flip-flop. Using resistor-based current sensing or omitting the winding violates the CRM timing mechanism and causes erratic switching or failure to start.
What is the maximum allowable voltage on the FB IN pin of the TB6819AFG,C,EL, and why is it limited?
The FB IN pin of the TB6819AFG,C,EL has an absolute maximum rating of 5.0 V. This limit exists because FB IN serves multiple internal functions: error amplifier input, OVP-2 detector (trip at 2.69 V), and FOD input (trip at 0.25 V). Exceeding 5.0 V risks damaging the E-Amp input stage or causing false OVP-2 triggering, leading to unintended POUT disablement.
Does the TB6819AFG,C,EL support both startup resistor and constant-current startup methods?
Yes-the TB6819AFG,C,EL supports both startup methods. A high-value resistor (e.g., 1 MΩ) can supply initial Vcc until auxiliary winding takes over, or a transistor-based constant-current circuit (e.g., Q2 + D8 Zener) can provide stable startup current. The datasheet confirms both configurations on the demo board, with the latter recommended for light-load stability and reduced thermal stress on startup components.
TB6819AFG,C,EL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Series:
- -
- Package/Case:
- 8-SOIC (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Mode:
- Critical Conduction (CRM)
- Frequency - Switching:
- 20kHz ~ 150kHz
- Current - Startup:
- 72.5 µA
- Voltage - Supply:
- 10V ~ 25V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOP
TB6819AFG,C,EL FAQ
1.How can I place an order for TB6819AFG,C,EL through Aetrix?
Please submit a Request for Quotation (RFQ) for TB6819AFG,C,EL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TB6819AFG,C,EL reliable?
The price and inventory of TB6819AFG,C,EL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TB6819AFG,C,EL is usually 5 days.
3.What payment methods are accepted for TB6819AFG,C,EL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TB6819AFG,C,EL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TB6819AFG,C,EL?
TB6819AFG,C,EL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TB6819AFG,C,EL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TB6819AFG,C,EL?
For technical support, including TB6819AFG,C,EL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TB6819AFG,C,EL requirements.
6.How does Aetrix verify that TB6819AFG,C,EL is sourced from the original manufacturer or authorized distributors?
All TB6819AFG,C,EL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TB6819AFG,C,EL meets industry standards.
7.What is the process for return or replacement of TB6819AFG,C,EL?
All TB6819AFG,C,EL units undergo pre-shipment inspection (PSI). If there is an issue with TB6819AFG,C,EL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TB6819AFG,C,EL part is unused and in its original packaging.
Return procedure for TB6819AFG,C,EL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TB6819AFG,C,EL Tags
-
ICE2PCS01GXUMA1
Infineon Technologies
-
NCP1654BD133R2G
onsemi
-
MC33262DR2G
onsemi
-
ICE3PCS03GXUMA1
Infineon Technologies
-
NCP1631DR2G
onsemi
-
L4981BD013TR
STMicroelectronics
-
UCC28070DWR
Texas Instruments
-
UCC28070PWR
Texas Instruments
-
UC3854DWTR
Texas Instruments
-
L4981AD013TR
STMicroelectronics
-
UCC2817D
Texas Instruments
-
UC2854BDWTR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
