Renesas TBB1002BMTL-E
- Part No.:
- TBB1002BMTL-E
- Manufacturer:
- Renesas
- Category:
- Single FETs, MOSFETs
- Package:
- -
- Datasheet:
-
TBB1002BMTL-E.pdf
- Description:
- RF MOSFET
- Quantity:
- Payment:

- Shipping:

Inventory:87,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TBB1002BMTL-E from Renesas Electronics is a twin built-in biasing circuit MOS FET IC designed as a VHF/UHF RF amplifier for tuner front-end stages. It integrates two matched BBFETs in a single CMPAK-6 package, with 6 V drain-source voltage rating, 21 mA typical drain current (FET1), and 27 dB typical power gain at 200 MHz (FET2). It serves in world-standard analog/digital TV and terrestrial digital broadcast tuners.
For engineers reviewing the TBB1002BMTL-E datasheet, TBB1002BMTL-E pinout, TBB1002BMTL-E application, or TBB1002BMTL-E equivalent, key selection considerations include dual-FET integration for RF signal path splitting, ESD robustness (200 V HBM), low-noise operation (1.2 dB NF typ. at 200 MHz), and gate resistance–tuned bias stability across VHF/UHF bands.
Technical Context
The TBB1002BMTL-E contains two independent, monolithically integrated BBFETs on a single die: FET1 optimized for UHF band (900 MHz, 21 dB PG, 1.7 dB NF) and FET2 optimized for VHF band (200 MHz, 27 dB PG, 1.2 dB NF). Each FET features separate gate terminals (Gate-1(1)/Gate-1(2) and Gate-2), shared source, and isolated drains (Drain(1)/Drain(2)).
Biasing is implemented via external gate resistors (RG = 100 kΩ for FET1, 82 kΩ for FET2), enabling independent DC operating point control. The built-in ESD protection diode supports 200 V HBM (C = 200 pF, Rs = 0), and thermal design assumes a glass epoxy board (49 mm × 38 mm × 1 mm) with 250 mW channel power dissipation limit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDS max | 6 V - Maximum drain-source voltage before breakdown; defines safe RF swing headroom in 5 V supply tuner designs. |
| ID(op) typ (FET1) | 17 mA - Typical quiescent drain current at VDS = 5 V, VG1 = 5 V, VG2S = 4 V; sets baseline bias for UHF amplification. |
| ID(op) typ (FET2) | 18 mA - Typical quiescent drain current under VHF-optimized bias (RG = 82 kΩ); enables higher gain at lower frequencies. |
| PG typ (FET2 @ 200 MHz) | 27 dB - Typical small-signal power gain; sufficient for first-stage amplification in VHF-band terrestrial tuners. |
| NF typ (FET2 @ 200 MHz) | 1.2 dB - Typical noise figure; critical for maintaining system noise floor in weak-signal VHF reception. |
| Ciss typ (FET2) | 2.6 pF - Typical input capacitance; impacts impedance matching network design and high-frequency stability. |
| ESD Withstand | 200 V HBM (C = 200 pF, Rs = 0) - Built-in protection enables robust handling during SMT assembly and field operation. |
Pinout & Package
CMPAK-6 surface-mount package (RENESAS code PTSP0006JA-A), mini-mold plastic, 6-pin, lead-free, RoHS compliant. Dimensions: 2.2 mm × 1.35 mm × 0.7 mm (L × W × H).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (Gate-1(1)) | Control gate of FET1 (UHF unit) | Primary bias input for UHF amplifier section; connected to 100 kΩ gate resistor in reference circuits. |
| 2 (Source) | Common source node | Shared source terminal for both FETs; requires low-inductance RF ground connection. |
| 3 (Drain(1)) | RF output of FET1 | UHF signal output node; matched to 50 Ω via external LC network per test circuit. |
| 4 (Drain(2)) | RF output of FET2 | VHF signal output node; independently matched; enables dual-band signal routing without coupling. |
| 5 (Gate-2) | Secondary gate control | Bias adjustment terminal common to both FETs; used to fine-tune transconductance and gain compression behavior. |
| 6 (Gate-1(2)) | Control gate of FET2 (VHF unit) | Primary bias input for VHF amplifier section; connected to 82 kΩ gate resistor in reference circuits. |
Key Features
| Feature | Design Value |
|---|---|
| Dual integrated BBFETs | Single CMPAK-6 package replaces two discrete RF FETs, reducing PCB area by >40% and part count in tuner BOM. |
| VHF/UHF band separation | FET1 (UHF-optimized) and FET2 (VHF-optimized) provide tailored gain/noise performance per frequency band without external switching. |
| ESD-protected structure | Built-in diode withstands 200 V HBM, eliminating need for external ESD components in tuner front-end layout. |
| Gate-resistor bias flexibility | Independent RG selection (82 kΩ for FET2, 100 kΩ for FET1) allows precise DC operating point tuning per band. |
| Low-input-capacitance design | Ciss ≤ 3.0 pF (FET2) minimizes loading on preceding filter stages and eases 50 Ω matching up to 900 MHz. |
Applications
| Analog/Digital TV Tuner Front-End | Terrestrial Digital Broadcast (DTMB/DVB-T) Receiver |
|---|---|
Use Scenario: First-stage RF amplification in dual-band TV tuner modules covering VHF (47–230 MHz) and UHF (470–862 MHz) bands. IC Role / Device Role / Timing Role: Dual-channel low-noise amplifier providing simultaneous VHF and UHF signal amplification with independent bias control. Use Value: Eliminates need for external band-switching circuitry; reduces tuner module size and improves gain flatness across full broadcast spectrum. |
Use Scenario: Signal conditioning in portable DVB-T set-top boxes and USB dongles requiring high sensitivity in weak-signal urban environments. IC Role / Device Role / Timing Role: Low-noise, high-gain RF amplifier stage placed immediately after antenna interface and before SAW filter. Use Value: 1.2 dB NF (FET2) and 1.7 dB NF (FET1) preserve SNR; 27 dB PG (VHF) ensures adequate signal level for demodulator ADC input. |
| CATV/ISDB-T Tuner Module | FM Radio Band Amplifier (87.5–108 MHz) |
Use Scenario: Multi-standard tuner supporting CATV (J.83B) and ISDB-T (Japan) in hybrid STB platforms. IC Role / Device Role / Timing Role: Dual-path RF gain block enabling concurrent channel scanning and multi-stream decoding. Use Value: Independent drain outputs allow parallel signal paths; 6 V VDS rating supports 5 V supply with margin for transient overvoltage. |
Use Scenario: High-selectivity FM radio front-end in automotive infotainment systems where space and EMI immunity are critical. IC Role / Device Role / Timing Role: Low-noise pre-amplifier for FM band, leveraging FET2's optimized 200 MHz characteristics. Use Value: 2.6 pF Ciss and 1.2 dB NF enable stable 50 Ω match and minimal desensitization from adjacent LTE bands. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-FET RF amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NE85633 | Single BBFET in SOT-343; no integrated dual-FET topology or Gate-2 terminal. | Requires two devices + external bias network to replicate TBB1002BMTL-E functionality; larger PCB footprint. | Select when discrete bias tuning per FET is required and board space is not constrained. |
| UPA803T | Single-gate dual-FET in 6-pin SC-88; lacks dedicated Gate-2 control and has higher Ciss (4.5 pF). | Not suitable for independent VHF/UHF gain optimization; limited ESD rating (150 V HBM). | Choose only for cost-sensitive UHF-only applications where Gate-2 adjustment and 200 V ESD are non-critical. |
Compared with NE85633 and UPA803T, the TBB1002BMTL-E uniquely delivers monolithic dual-FET integration with separate Gate-1(1)/Gate-1(2) and shared Gate-2, enabling true VHF/UHF coexistence in one package while maintaining 200 V ESD robustness and sub-1.3 dB noise figure in VHF.
Availability
TBB1002BMTL-E is available at Aetrix Electronics and suitable for analog/digital TV tuners, terrestrial digital broadcast receivers, and CATV/ISDB-T modules requiring stable component supply, consistent RF performance across production lots, and long-term lifecycle support.
Supply support for TBB1002BMTL-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor manufacturer headquartered in Japan, specializing in microcontrollers, analog, power, and RF solutions for industrial, automotive, and consumer markets.
The TBB1002BMTL-E belongs to Renesas' Twin BBFET product line, engineered specifically for cost-sensitive, space-constrained broadcast tuner applications requiring integrated dual-band RF amplification without external bias complexity.
FAQ
What is the primary function of the TBB1002BMTL-E in RF tuner designs?
The TBB1002BMTL-E functions as a dual-channel VHF/UHF RF amplifier with integrated biasing, enabling simultaneous amplification of VHF (47–230 MHz) and UHF (470–862 MHz) broadcast signals in a single CMPAK-6 package. Its two monolithic BBFETs-FET1 for UHF and FET2 for VHF-allow independent gain and noise optimization, making the TBB1002BMTL-E ideal for world-standard TV and digital broadcast tuner front-ends where board space and part count reduction are critical.
How does the Gate-2 terminal affect biasing and performance of the TBB1002BMTL-E?
The Gate-2 terminal in the TBB1002BMTL-E provides a secondary bias control node common to both FETs, allowing fine-tuning of transconductance and gain compression behavior across operating conditions. In the reference test circuits, Gate-2 is held at 4 V while Gate-1(1) and Gate-1(2) are biased separately via 100 kΩ and 82 kΩ resistors respectively. This configuration stabilizes ID(op) and improves intermodulation distortion performance in the TBB1002BMTL-E without requiring additional active circuitry.
What is the maximum allowable channel power dissipation for the TBB1002BMTL-E, and under what conditions is it specified?
The TBB1002BMTL-E has a maximum channel power dissipation (Pch) of 250 mW, specified under conditions of mounting on a standard glass epoxy board measuring 49 mm × 38 mm × 1 mm. This value represents the total thermal power the device can safely dissipate across both FETs combined. Exceeding this limit risks exceeding the 150 °C channel temperature rating and may cause permanent degradation of RF performance or device failure.
Can the TBB1002BMTL-E be used in FM radio band (87.5–108 MHz) applications, and which FET should be selected?
Yes, the TBB1002BMTL-E is suitable for FM radio band applications using its FET2 unit, which is characterized at 200 MHz and exhibits 27 dB typical power gain and 1.2 dB typical noise figure-both highly advantageous for 87.5–108 MHz operation. The TBB1002BMTL-E's low input capacitance (2.6 pF typ.) and 200 V HBM ESD rating further enhance reliability in portable and automotive FM receivers where EMI and handling stress are concerns.
What is the significance of the "BM" marking on the TBB1002BMTL-E package?
The "BM" marking on the top surface of the TBB1002BMTL-E CMPAK-6 package is the official Renesas identification code for the TBB1002 series, confirming authenticity and alignment with the R07DS0313EJ1000 datasheet revision. It appears alongside date codes and lot traceability information, and is used by automated optical inspection (AOI) systems and quality assurance teams to verify correct component placement and supplier compliance during SMT assembly of tuner modules containing the TBB1002BMTL-E.
TBB1002BMTL-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Technology:
- -
- Configuration:
- -
- Frequency:
- -
- Gain:
- -
- Voltage - Test:
- -
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- -
- Power - Output:
- -
- Voltage - Rated:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
TBB1002BMTL-E FAQ
1.How can I place an order for TBB1002BMTL-E through Aetrix?
Please submit a Request for Quotation (RFQ) for TBB1002BMTL-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TBB1002BMTL-E reliable?
The price and inventory of TBB1002BMTL-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TBB1002BMTL-E is usually 5 days.
3.What payment methods are accepted for TBB1002BMTL-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TBB1002BMTL-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TBB1002BMTL-E?
TBB1002BMTL-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TBB1002BMTL-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TBB1002BMTL-E?
For technical support, including TBB1002BMTL-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TBB1002BMTL-E requirements.
6.How does Aetrix verify that TBB1002BMTL-E is sourced from the original manufacturer or authorized distributors?
All TBB1002BMTL-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TBB1002BMTL-E meets industry standards.
7.What is the process for return or replacement of TBB1002BMTL-E?
All TBB1002BMTL-E units undergo pre-shipment inspection (PSI). If there is an issue with TBB1002BMTL-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TBB1002BMTL-E part is unused and in its original packaging.
Return procedure for TBB1002BMTL-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TBB1002BMTL-E Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

