Toshiba Semiconductor and Storage TBD62789APG
- Part No.:
- TBD62789APG
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
TBD62789APG.pdf
- Description:
- IC PWR DRIVER P-CHAN 1:1 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,234
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TBD62789APG from Toshiba is an 8-channel source-type DMOS transistor array with integrated D-type flip-flop logic, designed for high-voltage digital output driving in industrial control and relay replacement applications. It delivers up to 50 V output voltage, 500 mA per channel peak current, and operates across –40°C to +85°C ambient temperature.
For engineers reviewing the TBD62789APG datasheet, TBD62789APG pinout, TBD62789APG application, or TBD62789APG equivalent, key selection considerations include its 20-pin DIP package, synchronous clocked latch behavior, clamp diode protection per channel, thermal derating requirements, and absence of internal overcurrent protection.
Technical Context
The TBD62789APG integrates eight independent DMOS source drivers with edge-triggered D-type flip-flops, enabling synchronized latching of 8-bit parallel data on CLK rising edge. Each channel features a built-in clamp diode rated for 50 V reverse voltage and 400 mA forward current, supporting inductive load switching.
It operates with a single 4.5–50 V supply (VDD), accepts TTL/CMOS-compatible input levels (0–0.8 V for OFF, 2.0–5.5 V for ON), and exhibits propagation delays ≤200 ns (CL = 15 pF, RL = 25 Ω). The /CLR pin provides asynchronous reset capability across all channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Max | 50 V - supports direct driving of solenoids, relays, and lamps without external level-shifting |
| Output Current Max (per ch) | 500 mA - enables direct interface with medium-power loads; derated to 400 mA at Ta = 25°C, 195 mA at Ta = 85°C (8-ch ON, 50% duty) |
| Input Logic Compatibility | TTL/CMOS - accepts 0–0.8 V (OFF) and 2.0–5.5 V (ON) inputs, compatible with standard microcontroller GPIOs |
| Propagation Delay | ≤200 ns - ensures deterministic timing in synchronous control systems with 5 MHz max clock frequency |
| On-Resistance (Typ) | 0.49 Ω @ IOUT = −350 mA, VDD = 10 V - limits conduction loss and self-heating under sustained load |
| Clamp Diode Rating | 50 V VR, 400 mA IF - provides integrated flyback protection for inductive loads without external diodes |
| Power Dissipation (PCB) | 1.76 W - requires thermal design on 50 × 50 mm PCB (40% Cu); derates 14.1 mW/°C above 25°C |
Pinout & Package
Package: DIP20-P-300-2.54A (20-pin dual in-line, 300 mil body width, 2.54 mm pitch, typical weight 1.4 g).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| /CLR | Asynchronous clear input | Active-low global reset: forces all Y outputs to high-impedance (OFF) regardless of CLK or D states |
| CLK | Clock input | Rising-edge triggered: latches D1–D8 data into internal flip-flops and updates Y1–Y8 outputs synchronously |
| D1–D8 | Data inputs | Parallel 8-bit input bus; each controls corresponding Y output via D-type latch behavior |
| GND | Ground reference | Common return path for logic and power; must be low-impedance to minimize noise coupling |
| Y1–Y8 | Source-type DMOS outputs | High-side switches: sink current from load to GND when active; each includes integrated clamp diode |
| VDD | Positive power supply | Single supply rail (4.5–50 V) powering both logic and output stages; decoupling capacitor required |
Key Features
| Feature | Design Value |
|---|---|
| Integrated D-type latch + DMOS driver per channel | Enables synchronous, glitch-free 8-bit output control with memory retention between clock edges |
| Built-in clamp diodes (8×) | Eliminates need for external flyback diodes when driving relays, solenoids, or DC motors |
| 50 V output voltage rating | Supports direct interface with industrial 24 V and 48 V control systems without external boost or isolation |
| High noise immunity inputs | Input thresholds (0.8 V/2.0 V) and 100 kΩ internal pull-downs reduce susceptibility to EMI in noisy environments |
| Thermal derating guidance | Explicit 14.1 mW/°C derating rule enables accurate junction temperature estimation for long-term reliability |
Applications
| Industrial PLC Output Module | Automated Test Equipment (ATE) |
|---|---|
|
Use Scenario: Driving 24 VDC solenoid valves and indicator lamps in modular I/O racks. IC Role / Device Role / Timing Role: Synchronous 8-bit digital output driver with latch memory and integrated flyback protection. Use Value: Reduces BOM count by eliminating 8 external clamp diodes and simplifies timing-critical control via single CLK edge. |
Use Scenario: Controlling fixture actuators, signal routing relays, and DUT power sequencing in benchtop test systems. IC Role / Device Role / Timing Role: High-voltage, high-current parallel output interface with precise clock-synchronized state updates. Use Value: Enables deterministic, repeatable stimulus application with ≤200 ns output response and 5 MHz update rate. |
| Printer Paper Feed Control | HV AC/DC Power Supply Sequencing |
|
Use Scenario: Activating stepper motor phase drivers and paper clutch solenoids in multi-function printers. IC Role / Device Role / Timing Role: Latched source-driver for inductive loads requiring simultaneous or staggered activation. Use Value: Clamp diodes suppress back-EMF spikes during rapid solenoid deactivation, preventing controller reset or damage. |
Use Scenario: Enabling/disabling auxiliary rails (e.g., bias supplies, fan controllers) in programmable power supplies. IC Role / Device Role / Timing Role: High-side switch array with asynchronous reset (/CLR) for safe power-up/power-down sequencing. Use Value: /CLR pin allows immediate forced shutdown of all outputs during fault conditions, enhancing system safety. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage latched driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TBD62783APG | 8-channel sink-type (not source-type); identical pinout but inverted output polarity and no /CLR pin | Requires load connection between VDD and Y pins instead of GND and Y pins; unsuitable where high-side switching is mandatory | Select TBD62783APG only if circuit topology permits sink-driving and asynchronous reset is unnecessary |
| ULN2803ADWR | 8-channel Darlington sink driver; 50 V rating, 500 mA per channel, no logic latch or clock input | Operates as open-collector buffer - outputs follow inputs directly; lacks synchronous update or memory function | Choose ULN2803ADWR for simple level-shifting or non-latched drive; TBD62789APG is required for clocked, memory-retentive control |
Compared with TBD62789APG, TBD62783APG offers identical packaging and voltage/current specs but reversed output configuration and missing /CLR, while ULN2803ADWR provides simpler, non-latched operation without clock or latch functionality - making TBD62789APG uniquely suited for synchronized, memory-based high-side switching.
Availability
TBD62789APG is available at Aetrix Electronics and suitable for industrial PLC output modules, automated test equipment, and printer motion control systems requiring stable component supply, long-lifecycle support, and traceable sourcing.
Supply support for TBD62789APG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Toshiba Electronic Devices & Storage Corporation designs and manufactures high-reliability semiconductor components for industrial, automotive, and consumer applications, with emphasis on power management and interface ICs.
The TBD62789APG belongs to Toshiba's BiCDMOS transistor array product line, engineered specifically for robust, high-voltage digital output interfacing in noise-prone industrial environments.
FAQ
What is the maximum continuous output current per channel for TBD62789APG at 85°C ambient?
The TBD62789APG supports up to –400 mA per channel when only one channel is active at Ta = 25°C. At Ta = 85°C with all eight channels active and 50% duty cycle, the maximum continuous output current drops to –195 mA per channel to maintain junction temperature within safe limits. This derating is specified in the Operating Ranges table and must be applied in thermal design.
Does TBD62789APG include internal overcurrent or thermal protection?
No, the TBD62789APG does not incorporate internal overcurrent, overtemperature, or short-circuit protection circuits. As explicitly stated in the Precautions for Using section, external fusing on the VDD line and careful layout to limit fault current are mandatory. Exceeding absolute maximum ratings - even momentarily - may cause irreversible device failure.
Can TBD62789APG drive inductive loads without external components?
Yes, the TBD62789APG can drive inductive loads such as relays and solenoids without external flyback diodes, thanks to its integrated clamp diodes rated for 50 V reverse voltage and 400 mA forward current per channel. However, for high-energy inductive loads or fast-switching applications, additional snubbing may still be advisable to manage voltage overshoot.
What is the function of the /CLR pin on TBD62789APG?
The /CLR pin on TBD62789APG is an active-low asynchronous clear input that forces all eight Y outputs into high-impedance (OFF) state regardless of CLK or D-input states. This provides fail-safe shutdown capability - for example, during system fault detection or emergency stop sequences - without requiring clock synchronization.
Is TBD62789APG pin-compatible with any other Toshiba transistor arrays?
The TBD62789APG shares the same DIP20-P-300-2.54A package and pin assignment with the TBD62783APG, but they differ functionally: TBD62783APG is sink-type with no /CLR pin, while TBD62789APG is source-type with /CLR. They are not pin-compatible replacements due to opposite output polarity and missing /CLR functionality in TBD62783APG.
TBD62789APG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Toshiba Semiconductor and Storage
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Series:
- -
- Packaging:
- Tray
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 8
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- P-Channel
- Interface:
- On/Off
- Voltage - Load:
- 4.5V ~ 50V
- Voltage - Supply (Vcc/Vdd):
- 2V ~ 5.5V
- Current - Output (Max):
- 400mA
- Rds On (Typ):
- 1.4Ohm
- Input Type:
- -
- Features:
- -
- Fault Protection:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 20-DIP
TBD62789APG FAQ
1.How can I place an order for TBD62789APG through Aetrix?
Please submit a Request for Quotation (RFQ) for TBD62789APG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TBD62789APG reliable?
The price and inventory of TBD62789APG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TBD62789APG is usually 5 days.
3.What payment methods are accepted for TBD62789APG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TBD62789APG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TBD62789APG?
TBD62789APG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TBD62789APG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TBD62789APG?
For technical support, including TBD62789APG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TBD62789APG requirements.
6.How does Aetrix verify that TBD62789APG is sourced from the original manufacturer or authorized distributors?
All TBD62789APG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TBD62789APG meets industry standards.
7.What is the process for return or replacement of TBD62789APG?
All TBD62789APG units undergo pre-shipment inspection (PSI). If there is an issue with TBD62789APG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TBD62789APG part is unused and in its original packaging.
Return procedure for TBD62789APG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TBD62789APG Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
