Microchip Technology TC1303A-PP3EUNTR
- Part No.:
- TC1303A-PP3EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303A-PP3EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,175
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303A-PP3EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of the buck output only. It delivers 1.8V/500 mA and 3.3V/300 mA outputs, operates from 2.7–5.5V input, and features 65 µA typical quiescent current and 2.0 MHz fixed-frequency PWM switching. It targets portable battery-powered systems requiring tight voltage regulation and processor reset signaling.
For engineers reviewing the TC1303A-PP3EUNTR datasheet, TC1303A-PP3EUNTR pinout, TC1303A-PP3EUNTR application, or TC1303A-PP3EUNTR equivalent, key selection criteria include buck/LDO output voltage pairing, PG monitoring scope (buck-only), shutdown independence, thermal performance in DFN-10 package, and compatibility with 4.7 µH inductors and 1–4.7 µF ceramic capacitors.
Technical Context
The TC1303A-PP3EUNTR implements a synchronous buck converter with integrated P-channel and N-channel MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz PWM operation under heavy load, and automatic transition to PFM mode at light loads to maintain ultra-low IQ. Its LDO uses internal compensation and achieves 137 mV dropout at 200 mA.
Power-good logic monitors only the buck output (VOUT1) with 94% threshold high, 89% threshold low, 300 ms active timeout, and open-drain output. Independent SHDN1/SHDN2 control enables staggered enable/disable of buck and LDO stages without sequencing circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output | 1.8V fixed, 500 mA max - supplies core voltage for low-power processors or FPGAs |
| LDO Output | 3.3V fixed, 300 mA max - powers I/O, USB PHY, or sensors requiring low-noise bias |
| PG Monitoring | Buck output only (TC1303A variant) - asserts reset signal when VOUT1 drops below 94% of 1.8V |
| Quiescent Current | 65 µA typical - enables >100-hour standby in coin-cell–powered devices |
| Switching Frequency | 2.0 MHz ±20% - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Operating Temp | -40°C to +125°C junction - supports automotive cabin and industrial edge deployments |
| Package | 10-pin 3×3 mm DFN with exposed pad - provides 41°C/W θJA on 4-layer board for thermal reliability |
Pinout & Package
TC1303A-PP3EUNTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP) connected to AGND. Pin 1 is SHDN2; pin 10 is PG. The exposed pad must be soldered to AGND plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SHDN2 | LDO shutdown control | Active-high logic input (>45% VIN); enables independent LDO disable without affecting buck stage |
| 2: VIN2 | LDO input supply | Accepts 2.7–5.5V; must be short-traced to VIN1 to minimize noise coupling into LDO path |
| 3: VOUT2 | LDO regulated output | Delivers 3.3V ±2.5%; requires ≥1 µF ceramic capacitor to AGND for stability |
| 4: PG | Power-good indicator | Open-drain output asserting low when VOUT1 is within 94–96% of 1.8V; 300 ms delay prevents false resets |
| 5: AGND | Analog ground reference | Separate ground node for feedback and regulation circuitry; must tie to low-impedance analog ground plane |
| 6: PGND | Power ground return | High-current return path for buck switch; isolated from AGND except at single-point star ground |
| 7: LX | Buck switch node | Connects to external 4.7 µH inductor; carries high di/dt; requires tight layout and Kelvin connection |
| 8: VIN1 | Buck input supply | Primary input for buck stage; shares same source as VIN2 but routed separately for optimal decoupling |
| 9: SHDN1 | Buck shutdown control | Active-high logic input (>45% VIN); enables independent buck disable while LDO remains active |
| 10: VFB1/VOUT1 | Buck feedback/sense | Fixed 1.8V output - internally connected; no external divider required |
Key Features
| Feature | Design Value |
|---|---|
| Independent buck/LDO shutdown | Enables flexible power sequencing in multi-rail systems without external logic or timers |
| Internally compensated LDO | Eliminates need for external compensation network - reduces BOM count and layout area |
| 2.0 MHz PWM + PFM auto-transition | Maintains >85% efficiency from 1 mA to 500 mA load - extends battery life across operating modes |
| Open-drain PG with 300 ms delay | Provides clean, debounced reset signal compatible with ARM Cortex-M and RISC-V microcontrollers |
| Low 137 mV LDO dropout @200 mA | Supports operation down to 3.437V input for 3.3V rail - maximizes usable battery voltage range |
| Thermal/UVLO/overcurrent protection | Guarantees safe operation under fault conditions without external supervision circuitry |
Applications
| Cellular Phone Power Management | USB-Powered Portable Instrument |
|---|---|
Use Scenario: Dual-rail power for baseband processor (1.8V core) and RF transceiver (3.3V I/O). IC Role / Device Role / Timing Role: Primary PMIC delivering tightly regulated, sequenced voltages with PG-driven processor reset. Use Value: Reduces component count by replacing discrete buck + LDO + supervisor ICs; 65 µA IQ extends talk time. | Use Scenario: Compact medical sensor module powered via USB 5V bus. IC Role / Device Role / Timing Role: Converts 5V USB input to 1.8V digital core and 3.3V analog front-end, with PG confirming stable startup before data acquisition. Use Value: 3×3 mm DFN footprint saves PCB space; 2.0 MHz switching avoids audible noise in sensitive measurement environments. |
| Handheld Medical Instrument | Organizer/PDA System Power |
Use Scenario: Battery-powered glucose meter requiring accurate ADC reference and low-noise display driver supply. IC Role / Device Role / Timing Role: Supplies 1.8V to microcontroller and 3.3V to precision ADC and LCD controller, with PG ensuring valid readings before sampling. Use Value: LDO's 62 dB PSRR at 100 Hz suppresses USB or battery ripple; 1 µF output cap minimizes board area. | Use Scenario: Legacy PDA with ARM9 CPU and NAND flash requiring separate core and I/O rails. IC Role / Device Role / Timing Role: Generates 1.8V core and 3.3V I/O from single Li-ion cell (2.7–4.2V), with independent shutdown for power gating. Use Value: Buck efficiency >90% at 250 mA load preserves battery capacity; -40°C to +125°C rating ensures outdoor reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303B-PP3EUNTR | PG monitors LDO output (VOUT2) instead of buck output; same pinout and electrical specs | Suitable when system reset must be triggered by LDO rail stability (e.g., analog subsystem readiness) | Select TC1303B-PP3EUNTR if power-good assertion must track 3.3V rail rather than 1.8V rail |
| TPS62231DRYR | Single-output 600 mA buck only; no integrated LDO or PG; 3 MHz switching; smaller 2×2 mm WSON | Requires external LDO and supervisor for dual-rail + reset functionality | Choose TPS62231DRYR only when LDO and PG functions are implemented elsewhere in design |
Compared with TC1303B-PP3EUNTR, TC1303A-PP3EUNTR provides buck-rail–centric reset timing critical for processor initialization; versus TPS62231DRYR, it eliminates three external components (LDO, supervisor, pull-up) at the cost of larger package and fixed dual-output topology.
Availability
TC1303A-PP3EUNTR is available at Aetrix Electronics and suitable for cellular phones, USB-powered devices, and handheld medical instruments requiring stable component supply across production lifecycles.
Supply support for TC1303A-PP3EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and power management ICs for embedded control applications.
The TC1303 family was designed to deliver highly integrated, low-quiescent-current dual-rail power solutions for space-constrained portable electronics where battery life and board area are critical.
FAQ
What output voltages does the TC1303A-PP3EUNTR provide?
The TC1303A-PP3EUNTR provides two fixed output voltages: 1.8V at up to 500 mA from its synchronous buck regulator (VOUT1), and 3.3V at up to 300 mA from its low-dropout linear regulator (VOUT2). These values are factory-set and require no external feedback resistors - the VFB1 pin is internally connected to the 1.8V output node.
How does the power-good (PG) function operate on the TC1303A-PP3EUNTR?
The TC1303A-PP3EUNTR's PG pin is an open-drain output that monitors only the buck regulator output (VOUT1). It asserts low when VOUT1 falls below 89% of 1.8V and releases high when VOUT1 rises above 94% of 1.8V, with built-in 300 ms active timeout to prevent chatter during brownout conditions. This behavior is specific to the TC1303A variant.
Can the TC1303A-PP3EUNTR be used with a single input source for both VIN1 and VIN2?
Yes - the TC1303A-PP3EUNTR is designed for shared input operation: VIN1 and VIN2 should be connected together with short, low-inductance traces. Both inputs accept 2.7V to 5.5V, and the datasheet specifies that they are intended to be supplied from the same source, such as a Li-ion battery or USB 5V rail.
What is the thermal performance of the TC1303A-PP3EUNTR in its DFN package?
The TC1303A-PP3EUNTR in the 10-pin 3×3 mm DFN package has a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the exposed pad. This enables reliable operation at full 500 mA buck load up to +85°C ambient, with thermal shutdown activating at +165°C junction temperature.
Does the TC1303A-PP3EUNTR support independent enable/disable of its two regulators?
Yes - the TC1303A-PP3EUNTR provides fully independent shutdown control: SHDN1 enables/disables the buck regulator, while SHDN2 controls the LDO. Both are active-high logic inputs with thresholds defined as percentages of VIN (VIH >45%, VIL <15%), allowing flexible sequencing without external timing components.
TC1303A-PP3EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.8V, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303A-PP3EUNTR FAQ
1.How can I place an order for TC1303A-PP3EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303A-PP3EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303A-PP3EUNTR reliable?
The price and inventory of TC1303A-PP3EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303A-PP3EUNTR is usually 5 days.
3.What payment methods are accepted for TC1303A-PP3EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303A-PP3EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303A-PP3EUNTR?
TC1303A-PP3EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303A-PP3EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303A-PP3EUNTR?
For technical support, including TC1303A-PP3EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303A-PP3EUNTR requirements.
6.How does Aetrix verify that TC1303A-PP3EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1303A-PP3EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303A-PP3EUNTR meets industry standards.
7.What is the process for return or replacement of TC1303A-PP3EUNTR?
All TC1303A-PP3EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303A-PP3EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303A-PP3EUNTR part is unused and in its original packaging.
Return procedure for TC1303A-PP3EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303A-PP3EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

