Microchip Technology TC1303B-1P0EMF
- Part No.:
- TC1303B-1P0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-1P0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,827
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-1P0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring focused on the LDO output. It delivers fixed 1.0 V on VOUT1 and fixed 3.3 V on VOUT2, operates from 2.7–5.5 V input, achieves >90% typical efficiency at heavy load, and features 65 µA total quiescent current. It is used in portable medical instruments requiring tightly regulated dual-rail supplies with processor reset signaling.
For engineers reviewing the TC1303B-1P0EMF datasheet, TC1303B-1P0EMF pinout, TC1303B-1P0EMF application, or TC1303B-1P0EMF equivalent, key selection criteria include LDO-monitored PG timing (300 ms delay), independent shutdown control per rail, 137 mV typical dropout at 200 mA for VOUT2, 2.0 MHz fixed-frequency PWM operation, and thermal/UVLO/short-circuit protection across both outputs.
Technical Context
The TC1303B-1P0EMF implements a synchronous buck topology with PFM mode transition at light loads to minimize IQ, while its LDO uses internal compensation and requires only a 1 µF ceramic output capacitor. The power-good signal is a push-pull output referenced solely to VOUT2 regulation, with 94% threshold high and 89% threshold low.
Its shutdown architecture provides independent logic-level control of each regulator: SHDN1 enables/disables the buck stage, SHDN2 controls the LDO. UVLO triggers at 2.55 V nominal with 200 mV hysteresis, and thermal shutdown activates at 165°C with 10°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V rails without external pre-regulation |
| Buck Output (VOUT1) | Fixed 1.0 V @ 500 mA - optimized for low-voltage digital core supplies such as microcontroller I/O or FPGA auxiliary rails |
| LDO Output (VOUT2) | Fixed 3.3 V @ 300 mA - delivers stable bias for analog sensors, USB transceivers, or communication interfaces |
| Power-Good Monitoring | Monitors VOUT2 only with 94%/89% thresholds and 300 ms active timeout - directly drives processor RESET with no external timing components |
| Quiescent Current | 65 µA typical total - enables multi-week battery life in always-on portable medical devices |
| Dropout Voltage (VOUT2) | 137 mV typical @ 200 mA - allows operation down to 3.437 V input while maintaining 3.3 V output regulation |
| Switching Frequency | 2.0 MHz fixed - permits use of compact 4.7 µH inductors and reduces EMI filtering requirements |
Pinout & Package
TC1303B-1P0EMF is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), rated for -40°C to +125°C junction temperature. The package supports high-power-density layouts and requires connection of EP to AGND for thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown control input | Active-high logic input (>45% VIN); enables/disables VOUT2 independently of buck stage |
| 2 (VIN2) | LDO input supply | Accepts same input as VIN1; must be routed with minimal trace length to reduce noise coupling into LDO |
| 3 (VOUT2) | LDO regulated output | Delivers fixed 3.3 V; requires ≥1 µF ceramic capacitor to AGND for stability and transient response |
| 4 (PG) | Power-good status output | Push-pull output indicating VOUT2 is within 94% of regulation; drives RESET directly without pull-up |
| 5 (AGND) | Analog ground reference | Must be connected to clean analog ground plane; separates noise-sensitive feedback paths from power return |
| 6 (PGND) | Power ground return | High-current return path for buck switch node; requires low-inductance connection to input/output capacitors |
| 7 (LX) | Buck switch node | Connects to inductor; carries high di/dt switching current; layout critical for EMI and efficiency |
| 8 (VIN1) | Buck input supply | Primary input for synchronous buck; shares source with VIN2 but routed separately for optimal decoupling |
| 9 (SHDN1) | Buck shutdown control input | Active-high logic input (>45% VIN); enables/disables VOUT1 independently of LDO stage |
| 10 (VFB1/VOUT1) | Buck feedback or output | Configured as VOUT1 pin for fixed-output variants; connects directly to 1.0 V output node |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown per regulator | Enables precise power sequencing in multi-rail systems-e.g., disable LDO before buck during sleep mode |
| Internally compensated LDO | Eliminates need for external compensation network; reduces BOM count and board area by omitting RC networks |
| Push-pull PG output (TC1303B) | Drives RESET line directly without external pull-up resistor-reducing component count and improving noise immunity |
| 2.0 MHz fixed-frequency PWM | Enables use of small, low-profile 4.7 µH inductors and minimizes size of input/output filtering capacitors |
| Low 137 mV dropout at 200 mA | Extends usable battery voltage range in Li-ion applications-maintains 3.3 V output until cell drops below ~3.44 V |
Applications
| Handheld Medical Instruments | USB-Powered Devices |
|---|---|
Use Scenario: Portable blood glucose meters and pulse oximeters operating from single-cell Li-ion batteries with strict low-power and accuracy requirements. IC Role / Device Role / Timing Role: Dual-rail power source delivering 1.0 V for MCU core and 3.3 V for sensor interface and display driver, with PG-driven hardware reset ensuring reliable boot after brownout. Use Value: 65 µA quiescent current extends battery life beyond 30 days in standby; 137 mV LDO dropout maximizes energy extraction from aging cells. | Use Scenario: Bus-powered USB peripherals such as HID keyboards, audio adapters, or industrial dongles requiring isolated 1.0 V and 3.3 V rails. IC Role / Device Role / Timing Role: Primary voltage translator converting 5 V USB input to regulated 1.0 V (buck) and 3.3 V (LDO), with PG asserting RESET if VOUT2 sags during USB suspend/resume transitions. Use Value: 2.0 MHz switching frequency avoids USB 1.5 MHz harmonics; push-pull PG eliminates need for external pull-up on USB reset line. |
| Portable Computers | Cellular Phones |
Use Scenario: Subsystems in ultra-thin notebooks-e.g., fingerprint sensor modules or embedded controller (EC) companion rails needing low-noise, fast-transient 3.3 V and low-voltage logic supply. IC Role / Device Role / Timing Role: Secondary power manager supplying dedicated 1.0 V and 3.3 V domains, with independent SHDN1/SHDN2 enabling dynamic rail gating during system suspend. Use Value: Independent shutdown reduces leakage current to <0.1 µA per rail; internally compensated LDO ensures stable 3.3 V under rapid load steps from sensor activation. | Use Scenario: Feature phone baseband subsystems requiring cost-effective dual-rail generation for RF front-end bias (3.3 V) and digital core (1.0 V) from shared battery input. IC Role / Device Role / Timing Role: Integrated PMIC providing primary 1.0 V and 3.3 V supplies with built-in PG monitoring to coordinate baseband processor reset and modem initialization. Use Value: Single-chip solution replaces discrete buck + LDO + supervisor, reducing footprint by >40% and eliminating external timing resistors/capacitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303B-1P0EUN | Same electrical specs and pinout; packaged in 10-lead MSOP instead of DFN | Preferred where manual assembly or rework is required-MSOP offers better solder joint visibility and thermal relief | Select when board assembly process favors SOIC-compatible packages or thermal pad soldering is not feasible |
| TPS62231DRVR | Single-output 600 mA buck only; no integrated LDO or PG monitoring; 2.25 MHz switching | Requires external LDO and supervisor IC to replicate TC1303B-1P0EMF functionality | Choose only if design already includes separate LDO/PG circuitry and space constraints favor smaller 6-pin WSON package |
Compared with TC1303B-1P0EUN, the TC1303B-1P0EMF offers identical regulation and sequencing but superior thermal performance via DFN's exposed pad; versus TPS62231DRVR, it integrates LDO and PG-reducing component count by three ICs and simplifying layout for compact portable designs.
Availability
TC1303B-1P0EMF is available at Aetrix Electronics and suitable for handheld medical instruments, USB-powered devices, and portable computers requiring stable component supply with guaranteed long-term availability and full traceability.
Supply support for TC1303B-1P0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog components, and power management ICs, serving automotive, industrial, and consumer markets with high-reliability silicon solutions.
The TC1303 family targets space-constrained portable electronics needing dual-rail power with integrated supervision-designed specifically to replace discrete buck + LDO + reset IC combinations in battery-operated systems.
FAQ
What is the power-good (PG) behavior of TC1303B-1P0EMF?
The TC1303B-1P0EMF features a push-pull PG output that monitors only the LDO output (VOUT2). It asserts high when VOUT2 reaches 94% of its nominal value and deasserts low when VOUT2 falls below 89%, with a fixed 300 ms active timeout period. This direct-drive capability eliminates the need for an external pull-up resistor, simplifying reset circuitry in designs using TC1303B-1P0EMF.
Does TC1303B-1P0EMF support independent enable control for each output?
Yes, TC1303B-1P0EMF provides fully independent shutdown control: SHDN1 enables/disables the 1.0 V buck output (VOUT1), and SHDN2 controls the 3.3 V LDO output (VOUT2). Both inputs are active-high logic signals with thresholds defined as >45% VIN for high and <15% VIN for low, allowing precise sequencing-such as powering up VOUT2 before VOUT1 or disabling VOUT2 while keeping VOUT1 active.
What is the minimum input voltage required for TC1303B-1P0EMF to regulate both outputs?
The minimum input voltage for TC1303B-1P0EMF is determined by the higher of two conditions: 2.7 V absolute minimum, or VIN ≥ VOUTX + VDROPOUT. For VOUT1 = 1.0 V and typical buck dropout of 280 mV, minimum VIN is 1.28 V-but practical operation requires ≥2.7 V due to UVLO. For VOUT2 = 3.3 V and 137 mV LDO dropout, minimum VIN is 3.437 V. Thus, full dual-rail regulation requires VIN ≥ 3.44 V, though the device remains functional down to 2.7 V with reduced VOUT2 margin.
Can TC1303B-1P0EMF operate from a single 3.7 V Li-ion cell throughout its discharge curve?
TC1303B-1P0EMF can maintain regulation on VOUT1 (1.0 V buck) across the full 4.2 V to 2.7 V Li-ion range, but VOUT2 (3.3 V LDO) requires VIN ≥ ~3.44 V to stay in regulation. Below that, VOUT2 droops. Therefore, TC1303B-1P0EMF supports full dual-rail operation only down to ~3.44 V; for deeper discharge, consider pairing it with a buck-boost front-end or selecting a lower-VOUT2 variant like TC1303B-1P8EMF (1.8 V).
What package type and thermal characteristics does TC1303B-1P0EMF have?
TC1303B-1P0EMF uses a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), achieving θJA = 41°C/W on a 4-layer board with internal ground plane and thermal vias. The EP must be soldered to AGND for effective heat dissipation. Maximum junction temperature is +125°C continuous, with thermal shutdown activating at +165°C and 10°C hysteresis-ensuring robust operation in compact, sealed enclosures where TC1303B-1P0EMF is deployed.
TC1303B-1P0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.375V, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-1P0EMF FAQ
1.How can I place an order for TC1303B-1P0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-1P0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-1P0EMF reliable?
The price and inventory of TC1303B-1P0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-1P0EMF is usually 5 days.
3.What payment methods are accepted for TC1303B-1P0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-1P0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-1P0EMF?
TC1303B-1P0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-1P0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-1P0EMF?
For technical support, including TC1303B-1P0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-1P0EMF requirements.
6.How does Aetrix verify that TC1303B-1P0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303B-1P0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-1P0EMF meets industry standards.
7.What is the process for return or replacement of TC1303B-1P0EMF?
All TC1303B-1P0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-1P0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-1P0EMF part is unused and in its original packaging.
Return procedure for TC1303B-1P0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-1P0EMF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

