My Inquiry
My Account
Microchip Technology TC1303B-AG0EUNTR
- Part No.:
- TC1303B-AG0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303B-AG0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,614
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-AG0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring focused on the LDO output. It delivers 1.8 V (buck) and 3.3 V (LDO) outputs, operates from 2.7–5.5 V input, achieves >90% peak efficiency at 2.0 MHz switching frequency, and supports -40°C to +125°C junction temperature - used in portable medical instruments requiring tight voltage regulation and processor reset signaling.
For engineers reviewing the TC1303B-AG0EUNTR datasheet, TC1303B-AG0EUNTR pinout, TC1303B-AG0EUNTR application, or TC1303B-AG0EUNTR equivalent, key selection criteria include independent shutdown control for each regulator, 137 mV typical LDO dropout at 200 mA, push-pull PG output tied to VOUT2, internal compensation, and operation in both PWM and PFM modes to minimize quiescent current.
Technical Context
The TC1303B-AG0EUNTR implements a fixed-frequency 2.0 MHz synchronous buck stage with automatic transition to PFM mode under light load, reducing quiescent current to 38 µA (buck-only active). Its LDO stage features 46 µA quiescent current, 1 µF ceramic output capacitor support, and 25 ppm/°C temperature coefficient.
Power-good logic monitors only VOUT2 (LDO), asserting a push-pull high-level signal when VOUT2 reaches ≥94% of nominal voltage, with 300 ms delay used for processor reset timing. UVLO triggers at 2.55 V (typical) with 200 mV hysteresis, and thermal shutdown activates at 165°C with 10°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V rails without external pre-regulation |
| Buck Output Current | 500 mA - sufficient for powering ARM Cortex-M cores or FPGA I/O banks |
| LDO Output Current | 300 mA - drives analog sensors, RF front-ends, or communication interfaces |
| LDO Dropout Voltage | 137 mV @ 200 mA - enables stable 3.3 V output from 3.437 V minimum input |
| Quiescent Current | 65 µA typical total - extends battery life in always-on portable devices |
| Switching Frequency | 2.0 MHz fixed (PWM mode) - allows use of compact 4.7 µH inductors and reduces EMI below AM band |
| PG Monitoring Target | VOUT2 only - ensures system reset is triggered only after auxiliary rail stabilizes |
Pinout & Package
TC1303B-AG0EUNTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-power-density portable designs. Pin 11 (EP) must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown control | Active-high logic input (>45% VIN); enables independent LDO disable for power sequencing |
| 2 VIN2 | LDO input supply | Accepts same input as VIN1; requires short trace coupling to minimize noise coupling into LDO |
| 3 VOUT2 | LDO regulated output | Delivers 3.3 V (fixed) with ≤±0.3% tolerance; requires ≥1 µF ceramic capacitor to AGND |
| 4 PG | Power-good indicator | Push-pull output asserting high when VOUT2 ≥94% of nominal; drives processor RESET directly |
| 5 AGND | Analog ground reference | Must connect to dedicated analog ground plane; separates noise-sensitive feedback paths from PGND |
| 6 PGND | Power ground return | High-current return path for buck switch node; requires low-inductance connection to input capacitor |
| 7 LX | Buck switch node | Connects to external 4.7 µH inductor; carries high di/dt; requires tight loop area with VIN1 and PGND |
| 8 VIN1 | Buck input supply | Primary input for buck stage; tie directly to VIN2 with minimal trace length |
| 9 SHDN1 | Buck shutdown control | Active-high logic input (>45% VIN); enables independent buck disable for dynamic power management |
| 10 VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 (fixed 1.8 V); no external divider needed; internally connected to output |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staggered enable/disable of buck and LDO for precise power sequencing |
| Internal compensation | Eliminates need for external compensation components - reduces BOM count and layout complexity |
| Automatic PWM-to-PFM transition | Maintains high efficiency down to microamp loads without requiring mode-control firmware or external circuitry |
| Push-pull PG output | Drives RESET line directly without pull-up resistor - simplifies interface to microcontrollers with open-drain inputs |
| Low-noise LDO design | 1.8 µV/√Hz output noise at 1 kHz enables clean biasing of precision ADCs and RF synthesizers |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-powered glucose meter with LCD display and Bluetooth LE radio. IC Role / Device Role / Timing Role: TC1303B-AG0EUNTR supplies 1.8 V to MCU core and 3.3 V to sensor front-end and BLE transceiver; PG asserts RESET until LDO stabilizes. Use Value: Independent shutdown allows MCU to disable BLE during sleep while keeping sensor bias active, reducing system idle current by >40%. | Use Scenario: Handheld oscilloscope module powered via USB 2.0 port. IC Role / Device Role / Timing Role: TC1303B-AG0EUNTR generates 1.8 V for ADC digital core and 3.3 V for analog front-end amplifiers; PG synchronizes startup with host enumeration. Use Value: 2.0 MHz switching frequency avoids interference with 2.4 GHz BLE/WiFi bands, preserving signal integrity in mixed-signal measurements. |
| Industrial Handheld Terminals | Wearable Health Monitors |
Use Scenario: Ruggedized barcode scanner operating across -20°C to +70°C ambient. IC Role / Device Role / Timing Role: TC1303B-AG0EUNTR powers 1.8 V FPGA configuration logic and 3.3 V imager interface; PG delay ensures reliable boot after cold start. Use Value: 137 mV LDO dropout enables full 3.3 V output even at end-of-life battery voltage (3.4 V), extending usable runtime per charge. | Use Scenario: Continuous ECG patch with 7-day battery life requirement. IC Role / Device Role / Timing Role: TC1303B-AG0EUNTR delivers 1.8 V to ultra-low-power MCU and 3.3 V to analog signal chain; 65 µA total IQ minimizes quiescent drain. Use Value: Internal compensation and 1 µF LDO output cap reduce component count by 4 parts vs. discrete solutions, shrinking PCB area by 22 mm². |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBR | Triple-output (2 buck + 1 LDO), 2.25 MHz switching, 50 µA IQ, but larger 20-pin QFN package | Supports additional rail for memory I/O; lacks LDO-specific PG monitoring | Choose when needing third regulated output or higher integration beyond dual-rail needs |
| RT8059ZSP | Dual buck only (no integrated LDO), 2.5 MHz, 30 µA IQ, 10-pin WDFN package | Requires external LDO for clean analog rail; no PG function tied to LDO | Prefer when system already includes discrete LDO and prioritizes lowest possible IQ over rail count |
Compared with TPS65023BRSBR and RT8059ZSP, TC1303B-AG0EUNTR uniquely combines LDO-specific power-good assertion, independent shutdown, and 3×3 mm DFN footprint - making it optimal for space-constrained portable systems where LDO stability must directly control system reset timing.
Availability
TC1303B-AG0EUNTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable dual-rail power supply with precise reset coordination.
Supply support for TC1303B-AG0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The TC1303 family was designed specifically for battery-powered portable electronics needing compact, efficient dual-rail power conversion with intelligent power sequencing and reset control - targeting applications where board space, thermal performance, and startup reliability are critical.
FAQ
What output voltages does the TC1303B-AG0EUNTR provide?
The TC1303B-AG0EUNTR provides a fixed 1.8 V output from its synchronous buck regulator (VOUT1) and a fixed 3.3 V output from its low-dropout linear regulator (VOUT2). These values are factory-set and do not require external feedback resistors. The part number suffix "AG0" explicitly denotes this 1.8 V / 3.3 V configuration, confirmed in Microchip's DS21949C datasheet section 1.0.
How does the power-good (PG) function operate in TC1303B-AG0EUNTR?
The TC1303B-AG0EUNTR's PG pin is a push-pull output that monitors only the LDO output (VOUT2). It asserts high when VOUT2 reaches ≥94% of its nominal value and holds for a guaranteed 262 ms minimum active timeout period. This behavior is specific to the TC1303B variant, distinguishing it from TC1303A (PG monitors buck) and TC1303C (PG monitors both). The PG signal is intended for direct connection to a processor RESET input.
Can TC1303B-AG0EUNTR operate with separate input sources for VIN1 and VIN2?
No - the TC1303B-AG0EUNTR requires VIN1 and VIN2 to be supplied from the same input source, as stated in DS21949C footnote 8. Connecting separate supplies risks violating absolute maximum ratings on PGND-to-AGND voltage (±0.3 V) and may cause improper regulation or damage due to ground potential differences between the buck and LDO sections.
What is the thermal performance of TC1303B-AG0EUNTR in its DFN package?
In the 10-lead 3×3 mm DFN package, TC1303B-AG0EUNTR has a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two vias under the exposed pad. This enables continuous 500 mA buck and 300 mA LDO operation up to +85°C ambient, provided the EP is soldered to AGND. Thermal shutdown activates at +165°C junction temperature with 10°C hysteresis.
Does TC1303B-AG0EUNTR require external compensation components?
No - TC1303B-AG0EUNTR uses internally compensated control loops for both the buck and LDO regulators. This eliminates the need for external compensation capacitors or resistors, reducing bill-of-materials cost and PCB area. The internal compensation is optimized for stability with the recommended 4.7 µH inductor and 4.7 µF input capacitor for the buck stage, and 1 µF ceramic output capacitor for the LDO stage.
TC1303B-AG0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 3.3V, 500mA
- Voltage/Current - Output 2:
- 2.7V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303B-AG0EUNTR FAQ
1.How can I place an order for TC1303B-AG0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-AG0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-AG0EUNTR reliable?
The price and inventory of TC1303B-AG0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-AG0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1303B-AG0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-AG0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-AG0EUNTR?
TC1303B-AG0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-AG0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-AG0EUNTR?
For technical support, including TC1303B-AG0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-AG0EUNTR requirements.
6.How does Aetrix verify that TC1303B-AG0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1303B-AG0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-AG0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1303B-AG0EUNTR?
All TC1303B-AG0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-AG0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-AG0EUNTR part is unused and in its original packaging.
Return procedure for TC1303B-AG0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-AG0EUNTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
