Microchip Technology TC1303B-DF0EMFTR
- Part No.:
- TC1303B-DF0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-DF0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-DF0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring specifically of the LDO output. It delivers 1.5V/500 mA and 2.5V/300 mA outputs, operates from 2.7–5.5V input, features 65 µA typical quiescent current, and uses a 3x3 mm 10-pin DFN package for space-constrained portable electronics.
For engineers reviewing the TC1303B-DF0EMFTR datasheet, TC1303B-DF0EMFTR pinout, TC1303B-DF0EMFTR application, or TC1303B-DF0EMFTR equivalent, key selection criteria include independent shutdown control per rail, 137 mV typical LDO dropout at 200 mA, 2.0 MHz fixed-frequency PWM operation with automatic PFM transition, push-pull PG output tied to VOUT2 regulation, and -40°C to +125°C junction temperature rating.
Technical Context
The TC1303B-DF0EMFTR implements a synchronous buck converter with integrated high- and low-side MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz switching frequency under heavy load, and seamless auto-transition to PFM mode at light loads to maintain ultra-low IQ. Its LDO stage uses internal compensation and achieves 25 ppm/°C temperature coefficient with 1 µF ceramic output capacitance.
Power-good logic monitors only the LDO output (VOUT2) with 94% threshold high, 89% threshold low, 300 ms active timeout, and push-pull drive - distinct from TC1303A (buck-monitored, open-drain) and TC1303C/TC1304 (dual-monitored). Shutdown inputs SHDN1 and SHDN2 are independently controlled, enabling flexible rail sequencing in battery-powered systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V supply without external pre-regulation |
| Buck Output Current | 500 mA - sufficient for processor core or FPGA I/O rails requiring tight transient response |
| LDO Output Current | 300 mA - powers analog sensors, RF front-ends, or memory interfaces with low noise |
| LDO Dropout Voltage | 137 mV @ 200 mA - enables high-efficiency biasing from low-headroom sources like partially discharged batteries |
| Quiescent Current | 65 µA typical - extends battery life in always-on subsystems such as real-time clocks or wake-up controllers |
| Switching Frequency | 2.0 MHz ±0.4 MHz - allows use of compact 4.7 µH inductors and reduces EMI in sensitive RF bands |
| PG Monitoring Target | LDO output only - ensures system reset is asserted only when auxiliary supply (e.g., 2.5 V sensor rail) is valid |
Pinout & Package
TC1303B-DF0EMFTR is housed in a thermally enhanced 10-pin 3×3 mm DFN package with exposed thermal pad (EP) connected to AGND. The package supports ≤41°C/W junction-to-ambient thermal resistance on a 4-layer PCB with internal ground plane and two vias under the EP.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN2 | LDO shutdown control input | Active-high logic input (>45% VIN); enables independent disable of 300 mA LDO without affecting buck regulator |
| 2 - VIN2 | LDO input supply | Accepts same input as VIN1 (buck input); must be routed with minimal trace length to reduce noise coupling |
| 3 - VOUT2 | LDO regulated output | Delivers fixed 2.5 V (per DF0 suffix); requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 - PG | Power-good status output | Push-pull output asserting high when VOUT2 is within 94–96% of nominal; drives processor RESET directly |
| 5 - AGND | Analog ground reference | Must be connected to clean analog ground plane; separate from PGND to minimize switching noise injection |
| 6 - PGND | Power ground return | High-current return path for buck switch node (LX); ties to AGND only at single point near IC |
| 7 - LX | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout and Kelvin connection to PGND |
| 8 - VIN1 | Buck input supply | Primary input for 500 mA buck stage; shares source with VIN2 but routed separately for optimal decoupling |
| 9 - SHDN1 | Buck shutdown control input | Active-high logic input (>45% VIN); enables independent disable of buck regulator while LDO remains active |
| 10 - VFB1/VOUT1 | Buck feedback/sense | Configured as VOUT1 for fixed-output variants (DF0 = 1.5 V); no external divider needed |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown per regulator | SHDN1 and SHDN2 allow staggered enable/disable sequencing - e.g., keep LDO active for RTC during buck sleep |
| Internally compensated LDO | Eliminates need for external compensation network; stable with only 1 µF ceramic output capacitor |
| Automatic PWM-to-PFM mode transition | Maintains >85% efficiency down to 1 mA load without firmware intervention or external control signals |
| Push-pull PG output referenced to VOUT2 | Drives RESET line directly without pull-up resistor; eliminates BOM cost and board area vs. open-drain alternatives |
| Overtemperature and short-circuit protection | Thermal shutdown at 165°C with 10°C hysteresis; limits fault energy during sustained overload or solder shorts |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Handheld blood glucose meter with LCD display, Bluetooth LE radio, and precision ADC. IC Role / Device Role / Timing Role: Dual-rail power manager supplying 1.5 V to MCU core and 2.5 V to analog front-end and reference buffer. Use Value: 137 mV LDO dropout preserves runtime from single 3.0 V coin cell; 65 µA IQ extends shelf life between calibrations. | Use Scenario: Portable oscilloscope probe interface powered solely via USB 5 V bus. IC Role / Device Role / Timing Role: Generates clean 1.5 V for FPGA configuration and 2.5 V for high-speed ADC reference from noisy USB supply. Use Value: 2.0 MHz switching avoids interference with 2.4 GHz BLE band; PG assertion ensures ADC initialization only after stable 2.5 V rail. |
| Industrial Handheld Terminals | Low-Power IoT Edge Nodes |
Use Scenario: Rugged barcode scanner with integrated Wi-Fi and flash memory, operating across -20°C to +70°C ambient. IC Role / Device Role / Timing Role: Supplies 1.5 V to ARM Cortex-M7 and 2.5 V to image sensor and EEPROM interface. Use Value: -40°C to +125°C junction rating ensures reliability in sealed enclosures; independent SHDN pins enable deep-sleep mode with only RTC powered. | Use Scenario: Battery-operated environmental sensor node transmitting temperature/humidity via LoRaWAN every 10 minutes. IC Role / Device Role / Timing Role: Powers 1.5 V microcontroller and 2.5 V precision temperature sensor during brief active bursts. Use Value: 65 µA total IQ minimizes quiescent drain; automatic PFM mode cuts LDO IQ to 46 µA during sleep, extending 2000 mAh battery to >5 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303A-DF0EMFTR | PG monitors buck output (VOUT1), not LDO; PG is open-drain | Suitable where primary rail (e.g., 1.5 V core) validity triggers system reset, not auxiliary rail | Select when power-good must reflect main processor supply stability rather than sensor/reference rail |
| TPS65023RGZR | Triple-output (2 buck + 1 LDO), 2.25 MHz switching, higher IQ (120 µA), QFN-24 package | Supports more complex SoC power trees; requires larger PCB area and additional external components | Choose when system needs three regulated rails or higher integration beyond dual-output requirement |
Compared with TC1303A-DF0EMFTR and TPS65023RGZR, TC1303B-DF0EMFTR uniquely provides push-pull PG tied exclusively to LDO regulation - simplifying reset circuitry for systems where auxiliary rail integrity is critical, while maintaining minimal footprint and ultra-low quiescent current.
Availability
TC1303B-DF0EMFTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, industrial handheld terminals, and low-power IoT edge nodes requiring stable component supply with guaranteed long-term availability.
Supply support for TC1303B-DF0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog devices, and power management ICs, serving automotive, industrial, and consumer markets with high-reliability silicon solutions.
The TC1303 family targets space- and power-constrained portable electronics, delivering dual-rail power conversion with minimal external components and robust protection features for battery-operated systems.
FAQ
What output voltages does the TC1303B-DF0EMFTR provide?
The TC1303B-DF0EMFTR is a fixed-output variant delivering 1.5 V from its buck regulator (VOUT1) and 2.5 V from its LDO (VOUT2), as indicated by the "DF0" suffix in the part number. Both outputs are factory-trimmed to ±0.3% tolerance over temperature and load, eliminating need for external feedback resistors or calibration.
How does the power-good (PG) function operate in TC1303B-DF0EMFTR?
The TC1303B-DF0EMFTR's PG pin is a push-pull output that asserts high only when the LDO output (VOUT2) reaches and maintains 94–96% of its nominal 2.5 V value, with a 300 ms active timeout period. This differs from TC1303A (buck-monitored, open-drain) and ensures system reset is synchronized to auxiliary rail readiness.
Can TC1303B-DF0EMFTR operate from a single-cell Li-ion battery?
Yes, TC1303B-DF0EMFTR supports input voltages from 2.7 V to 5.5 V, covering the full discharge range of a single-cell Li-ion battery (typically 4.2 V fully charged down to 2.7 V cutoff). Its 137 mV LDO dropout at 200 mA enables stable 2.5 V output even at end-of-discharge, maximizing usable battery capacity.
What is the thermal performance of TC1303B-DF0EMFTR in its DFN package?
TC1303B-DF0EMFTR in the 3×3 mm DFN package achieves a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the exposed pad. This allows continuous 500 mA buck output at ambient temperatures up to +85°C without derating, provided the EP is soldered to AGND.
Does TC1303B-DF0EMFTR require external compensation components?
No, TC1303B-DF0EMFTR integrates full internal compensation for both the buck regulator and LDO stages. The buck stage requires only an external 4.7 µH inductor and 4.7 µF input/output capacitors; the LDO requires only a 1 µF ceramic capacitor on VOUT2 - reducing BOM count and layout complexity.
TC1303B-DF0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 3V, 500mA
- Voltage/Current - Output 2:
- 2.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-DF0EMFTR FAQ
1.How can I place an order for TC1303B-DF0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-DF0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-DF0EMFTR reliable?
The price and inventory of TC1303B-DF0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-DF0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1303B-DF0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-DF0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-DF0EMFTR?
TC1303B-DF0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-DF0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-DF0EMFTR?
For technical support, including TC1303B-DF0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-DF0EMFTR requirements.
6.How does Aetrix verify that TC1303B-DF0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1303B-DF0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-DF0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1303B-DF0EMFTR?
All TC1303B-DF0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-DF0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-DF0EMFTR part is unused and in its original packaging.
Return procedure for TC1303B-DF0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-DF0EMFTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

