Microchip Technology TC1303B-DG0EMFTR
- Part No.:
- TC1303B-DG0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-DG0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,442
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-DG0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring specifically tied to the LDO output. It delivers 1.8V/500 mA and 2.5V/300 mA outputs, features 2.0 MHz fixed-frequency PWM operation, 65 µA typical quiescent current, and operates across –40°C to +125°C junction temperature for portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303B-DG0EMFTR datasheet, TC1303B-DG0EMFTR pinout, TC1303B-DG0EMFTR application, or TC1303B-DG0EMFTR equivalent, key selection criteria include LDO-monitored PG functionality, independent shutdown control per rail, 137 mV typical dropout at 200 mA, internal compensation, and DFN-10 package compatibility with space-constrained battery-powered designs.
Technical Context
The TC1303B-DG0EMFTR implements a synchronous buck stage with PFM/PWM auto-transition for light/heavy load efficiency optimization, paired with a standalone LDO output that requires only a 1 µF ceramic capacitor. Its power-good signal is a push-pull output referenced exclusively to VOUT2 regulation, with 94% threshold hysteresis and 300 ms active timeout.
Control logic enables independent enable/disable of buck (SHDN1) and LDO (SHDN2) sections, while UVLO (2.55 V nominal) and thermal shutdown (165°C) protect both regulators. The device uses internal compensation and supports adjustable (0.8–4.5 V) or fixed VOUT1 options; TC1303B-DG0EMFTR is configured for fixed 1.8V buck and 2.5V LDO outputs per Microchip's ordering matrix.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - supports core voltage rails for ARM Cortex-M microcontrollers or FPGA I/O banks |
| LDO Output Current | 300 mA max - powers analog sensors or communication interfaces without external pass transistor |
| Quiescent Current | 65 µA typical - enables >1-year battery life in always-on wearable health monitors |
| PG Monitoring Target | LDO output only - ensures system reset is asserted only when auxiliary bias rail is valid |
| Switching Frequency | 2.0 MHz ±0.4 MHz - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - sustains regulation down to VIN2 = 2.637 V for 2.5V output |
| Operating Temperature | –40°C to +125°C - qualified for under-hood automotive accessory modules and industrial handhelds |
Pinout & Package
TC1303B-DG0EMFTR is housed in a thermally enhanced 10-pin 3×3 mm DFN package with exposed pad (EP) connected to AGND. Pin 1 is SHDN2; pin 10 is PG. The package supports θJA = 41°C/W on a 4-layer PCB with thermal vias under the EP.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SHDN2 (Pin 1) | LDO enable input | Active-high logic (>45% VIN); controls LDO startup/shutdown independently of buck stage |
| VIN2 (Pin 2) | LDO input supply | Accepts 2.7–5.5 V; must be short-traced to VIN1 to minimize noise coupling into LDO reference |
| VOUT2 (Pin 3) | LDO regulated output | Delivers fixed 2.5 V ±2.5%; requires ≥1 µF ceramic capacitor to AGND for stability |
| PG (Pin 4) | Power-good indicator | Push-pull output asserting high when VOUT2 ≥ 94% of 2.5 V; drives processor RESET directly |
| AGND (Pin 5) | Analog ground reference | Must be isolated from PGND plane and connected to EP via dedicated low-inductance trace |
| PGND (Pin 6) | Power ground return | High-current return path for buck switch node; connects to input/output capacitors' ground pads |
| LX (Pin 7) | Buck switch node | Connects to inductor; carries high di/dt switching current - requires tight loop layout with PGND |
| VIN1 (Pin 8) | Buck input supply | Accepts 2.7–5.5 V; shares input source with VIN2 but routed separately to reduce LDO input ripple |
| SHDN1 (Pin 9) | Buck enable input | Active-high logic (>45% VIN); allows sequenced power-up where LDO enables before buck |
| VFB1/VOUT1 (Pin 10) | Buck feedback/output | Fixed 1.8 V output; pin tied internally to output - no external divider needed |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staggered power sequencing - e.g., enable LDO first to bias ADC reference before enabling processor core rail |
| PG tied to LDO output | Ensures system reset remains asserted until auxiliary 2.5 V rail is stable - critical for mixed-signal SoCs requiring clean analog supply before digital boot |
| Internal compensation | Eliminates need for external compensation network - reduces BOM count and layout sensitivity in cost-sensitive portable designs |
| PFM/PWM auto-transition | Maintains >85% efficiency at 1 mA load (PFM) and >90% at 500 mA (PWM) - extends battery runtime across dynamic usage profiles |
| Low-noise LDO output | 1.8 µV/√Hz integrated noise and 62 dB PSRR below 100 Hz - suitable for powering RF transceivers or precision ADCs |
Applications
| USB-Powered Diagnostic Tool | Portable Ultrasound Probe |
|---|---|
Use Scenario: Handheld device powered solely from USB 5 V bus, requiring clean 1.8 V for FPGA logic and 2.5 V for analog front-end amplifiers. IC Role / Device Role / Timing Role: Dual-rail PMIC providing regulated core and analog supplies with LDO-monitored PG ensuring ADC initialization completes before data acquisition. Use Value: 137 mV LDO dropout enables full 2.5 V output even as USB voltage sags to 4.5 V; 65 µA IQ minimizes standby drain during probe sleep mode. | Use Scenario: Battery-operated ultrasound transducer with real-time beamforming, demanding low-noise analog supply and fast transient response. IC Role / Device Role / Timing Role: Primary power controller delivering 1.8 V to digital processing ASIC and 2.5 V to time-gain-control (TGC) amplifier stages, with PG signaling LDO readiness to trigger acquisition timing. Use Value: 1 µF LDO output capacitor meets size constraints; 62 dB PSRR suppresses switching noise from buck stage, preserving SNR in 12-bit ADC path. |
| Wearable ECG Monitor | Industrial Handheld Terminal |
Use Scenario: Coin-cell–powered electrocardiogram sensor requiring ultra-low quiescent current and guaranteed power sequencing during wake-from-sleep. IC Role / Device Role / Timing Role: System PMIC generating processor core (1.8 V) and analog sensor bias (2.5 V) rails, with PG used to gate microcontroller clock enable after LDO stabilization. Use Value: 65 µA total IQ extends 200 mAh coin cell life beyond 18 months in periodic measurement mode; –40°C to +125°C rating covers body-worn thermal cycling. | Use Scenario: Ruggedized field terminal using Li-ion battery (2.7–4.2 V) and needing robust dual-rail supply with thermal protection for extended outdoor operation. IC Role / Device Role / Timing Role: Main power regulator supplying 1.8 V to application processor and 2.5 V to display driver IC, with thermal shutdown (165°C) preventing damage during direct sunlight exposure. Use Value: 10-pin DFN package fits narrow bezel design; 41°C/W θJA enables natural convection cooling without heatsink; UVLO prevents brownout during battery discharge. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBR | Triple-output (2 buck + 1 LDO), 2.25 MHz switching, 100 µA IQ, QFN-24 package | Supports additional 1.2 V rail for memory I/O; larger footprint and higher IQ limit battery life | Select when third regulated rail is required and board area permits QFN-24; not drop-in due to pin count and PG behavior differences |
| RT8059ZSP | Dual buck (no LDO), 1.5 MHz, 60 µA IQ, WDFN-10 package, PG monitors primary buck only | Lacks LDO output - requires external LDO for analog rails; PG does not reflect auxiliary supply status | Choose for pure digital systems needing two switched rails; unsuitable where LDO-monitored PG is mandatory for analog subsystem readiness |
Compared with TC1303B-DG0EMFTR, TPS65023BRSBR adds a third output but increases complexity and quiescent draw, while RT8059ZSP omits the LDO entirely - making TC1303B-DG0EMFTR uniquely suited for applications requiring guaranteed LDO-supplied analog circuit readiness signaled via push-pull PG.
Availability
TC1303B-DG0EMFTR is available at Aetrix Electronics and suitable for USB-powered diagnostic tools, portable ultrasound probes, and wearable ECG monitors requiring stable component supply across multi-year production cycles.
Supply support for TC1303B-DG0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and power management ICs for industrial, automotive, and consumer applications.
The TC1303 family was designed to deliver highly integrated, low-quiescent-current dual-rail power solutions for space- and battery-constrained portable electronics - with variant-specific PG monitoring to match diverse system-level reset requirements.
FAQ
What output voltages does the TC1303B-DG0EMFTR provide?
The TC1303B-DG0EMFTR provides a fixed 1.8 V output from its synchronous buck regulator and a fixed 2.5 V output from its low-dropout linear regulator. These values are factory-configured and do not require external feedback resistors. The buck output supports up to 500 mA, and the LDO output supports up to 300 mA, with both rails operating from a common 2.7–5.5 V input supply.
How does the power-good (PG) function work on the TC1303B-DG0EMFTR?
The TC1303B-DG0EMFTR features a push-pull power-good output that monitors only the LDO (VOUT2) rail. It asserts high when VOUT2 reaches ≥94% of its nominal 2.5 V value and maintains that state for a guaranteed 262 ms minimum active timeout period. This behavior is specific to the TC1303B variant and differs from TC1303A (buck-monitored) and TC1303C (dual-monitored) versions.
Can the TC1303B-DG0EMFTR operate from a single lithium-ion cell?
Yes, the TC1303B-DG0EMFTR supports input voltages from 2.7 V to 5.5 V, making it compatible with a single Li-ion cell (2.7–4.2 V). At 2.7 V input, the 137 mV typical LDO dropout ensures the 2.5 V output remains regulated down to VIN2 = 2.637 V, and the buck regulator maintains 1.8 V output with adequate headroom across the full discharge curve.
What is the thermal performance of the TC1303B-DG0EMFTR in its DFN package?
In its 3×3 mm DFN package with exposed pad, the TC1303B-DG0EMFTR achieves a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the EP. Thermal shutdown activates at 165°C with 10°C hysteresis, protecting the device during sustained high-load or elevated ambient conditions.
Does the TC1303B-DG0EMFTR require external compensation components?
No, the TC1303B-DG0EMFTR features fully internal compensation for both the buck regulator and LDO sections. This eliminates the need for external RC networks or type-II/III compensators, simplifying layout, reducing BOM count, and improving design robustness - especially in high-volume portable applications where manufacturing variability must be minimized.
TC1303B-DG0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 3V, 500mA
- Voltage/Current - Output 2:
- 2.7V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-DG0EMFTR FAQ
1.How can I place an order for TC1303B-DG0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-DG0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-DG0EMFTR reliable?
The price and inventory of TC1303B-DG0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-DG0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1303B-DG0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-DG0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-DG0EMFTR?
TC1303B-DG0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-DG0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-DG0EMFTR?
For technical support, including TC1303B-DG0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-DG0EMFTR requirements.
6.How does Aetrix verify that TC1303B-DG0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1303B-DG0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-DG0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1303B-DG0EMFTR?
All TC1303B-DG0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-DG0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-DG0EMFTR part is unused and in its original packaging.
Return procedure for TC1303B-DG0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-DG0EMFTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

