My Inquiry
My Account
Microchip Technology TC1303B-PA0EMF
- Part No.:
- TC1303B-PA0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-PA0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-PA0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring specifically on the LDO output. It delivers 1.8 V at 500 mA (VOUT1) and 3.3 V at 300 mA (VOUT2), operates from 2.7–5.5 V input, features 2.0 MHz fixed-frequency PWM switching, and supports -40°C to +125°C junction temperature. It is used in portable medical instruments requiring tightly regulated dual-rail supplies with processor reset signaling.
For engineers reviewing the TC1303B-PA0EMF datasheet, TC1303B-PA0EMF pinout, TC1303B-PA0EMF application, or TC1303B-PA0EMF equivalent, key selection criteria include LDO-monitored PG output, independent shutdown control for each regulator, 137 mV typical dropout at 200 mA, 65 µA total quiescent current, and compatibility with 1 µF ceramic output capacitors on VOUT2.
Technical Context
The TC1303B-PA0EMF implements a synchronous buck stage with PFM/PWM auto-transition and internal compensation, delivering up to 500 mA at adjustable or fixed outputs (0.8–4.5 V). Its LDO stage provides 300 mA with 137 mV typical dropout and ±0.3% output tolerance over temperature.
Power-good logic monitors only the LDO output (VOUT2), asserting a push-pull PG signal when VOUT2 reaches ≥94% of regulation with 300 ms delay-designed explicitly for processor reset timing. UVLO (2.55 V typ), thermal shutdown (165°C), and short-circuit protection are integrated.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V rails without external pre-regulation |
| Buck Output (VOUT1) | 1.8 V fixed @ 500 mA - core voltage rail for low-power microcontrollers and FPGAs |
| LDO Output (VOUT2) | 3.3 V fixed @ 300 mA - I/O or bias rail with 137 mV dropout enabling operation down to 3.437 V input |
| Total Quiescent Current | 65 µA typical - enables >1-year battery life in always-on portable medical sensors |
| Switching Frequency | 2.0 MHz fixed (PWM mode) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Power-Good Function | Monitors VOUT2 only, push-pull output, 300 ms delay - directly drives processor RESET# with no external pull-up required |
| Operating Junction Temp | -40°C to +125°C - qualified for industrial and automotive under-hood auxiliary power applications |
Pinout & Package
TC1303B-PA0EMF is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP) connected to AGND. Pin numbering follows standard DFN orientation (pin 1 top-left, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown control input | Active-high logic (>45% VIN); enables/disables VOUT2 independently of buck stage |
| 2 (VIN2) | LDO input supply | Accepts same input as VIN1; must be routed with minimal trace length to reduce noise coupling into LDO |
| 3 (VOUT2) | LDO regulated output | 3.3 V fixed output; requires ≥1 µF ceramic capacitor to AGND for stability and transient response |
| 4 (PG) | Power-good status output | Push-pull output indicating VOUT2 ≥94% regulation; sinks 1.2 mA, drives 0.9×VOUT2 high |
| 5 (AGND) | Analog ground reference | Must connect to clean analog ground plane; separate from PGND to minimize switching noise injection |
| 6 (PGND) | Power ground return | High-current return path for buck switch node; ties to AGND only at single point near EP |
| 7 (LX) | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout and Kelvin connection to PGND |
| 8 (VIN1) | Buck input supply | Primary input for buck stage; shares source with VIN2 but routed separately for optimal decoupling |
| 9 (SHDN1) | Buck shutdown control input | Active-high logic (>45% VIN); enables/disables VOUT1 independently of LDO stage |
| 10 (VFB1/VOUT1) | Buck feedback or output | Configured as VOUT1 (fixed 1.8 V); not used for feedback since output is factory-trimmed |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staggered power sequencing-e.g., enable LDO first to bias control logic before enabling buck core rail |
| Internally compensated regulators | Eliminates need for external compensation components on either regulator, reducing BOM count and layout area |
| Low-noise LDO output | 1.8 µV/√Hz output noise (≤1 kHz) and 62 dB PSRR (<100 Hz) support noise-sensitive analog circuits like ADC references |
| Automatic PFM/PWM transition | Seamlessly shifts from 2.0 MHz PWM (heavy load) to variable-frequency PFM (light load), maintaining >85% efficiency down to 1 mA |
| Thermal and short-circuit protection | 165°C thermal shutdown with 10°C hysteresis and cycle-by-cycle current limiting prevent damage during overload or poor heatsinking |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-powered glucose meter with LCD display and Bluetooth LE radio. IC Role / Device Role / Timing Role: Dual-rail power source: 1.8 V for MCU core and 3.3 V for display driver and BLE transceiver; PG asserts RESET# after stable 3.3 V is achieved. Use Value: 65 µA quiescent current extends CR2032 battery life beyond 18 months in sleep mode; 1 µF VOUT2 capacitor minimizes board space. | Use Scenario: Handheld oscilloscope probe powered solely via USB 5 V. IC Role / Device Role / Timing Role: Generates isolated 1.8 V digital rail and 3.3 V analog front-end rail; PG ensures analog circuitry powers up fully before digital acquisition begins. Use Value: 137 mV LDO dropout allows full 3.3 V output even as USB voltage sags to 4.75 V; 2.0 MHz switching avoids interference with 10–100 MHz measurement bandwidth. |
| Industrial Handheld Terminals | Low-Power IoT Edge Nodes |
Use Scenario: Ruggedized barcode scanner operating in warehouses from -20°C to +60°C ambient. IC Role / Device Role / Timing Role: Supplies 1.8 V to ARM Cortex-M4 and 3.3 V to CMOS image sensor and Wi-Fi module; PG synchronizes boot sequence across subsystems. Use Value: -40°C to +125°C rating ensures reliable startup at cold warehouse temperatures; ±0.3% VOUT2 tolerance maintains sensor accuracy across temperature. | Use Scenario: Soil moisture sensor node powered by single Li-SOCl₂ cell (3.6 V nominal) with 10-year field life. IC Role / Device Role / Timing Role: Provides 1.8 V for ultra-low-power MCU and 3.3 V for RF transceiver; independent SHDN pins enable deep-sleep mode where only real-time clock remains active. Use Value: 0.05 µA shutdown current (combined VIN1/VIN2) eliminates battery drain during 99.9% duty-cycle sleep; internal UVLO prevents brownout resets below 2.55 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-PA0EMF | Monitors both VOUT1 and VOUT2 for PG assertion; otherwise identical pinout, specs, and package | Required where system-level reset must wait for *both* rails to stabilize (e.g., FPGA configuration with core + I/O banks) | Select TC1303C-PA0EMF only if dual-rail PG monitoring is mandatory; TC1303B-PA0EMF suffices when LDO rail alone triggers reset |
| TPS65023RGZR | Triple-output (2 buck + 1 LDO), 2.25 MHz switching, higher IQ (120 µA), QFN-24 package | Supports more complex SoC power trees (e.g., ARM9 + DDR + analog); larger footprint and higher cost | Choose TPS65023RGZR only when third rail or higher current (up to 600 mA buck) is needed; TC1303B-PA0EMF offers lower cost and smaller size for dual-rail needs |
Compared with TC1303C-PA0EMF, TC1303B-PA0EMF simplifies reset timing by tying PG exclusively to VOUT2-reducing risk of false resets due to buck transient undershoot-while matching all electrical specs and pin compatibility. Versus TPS65023RGZR, it trades integration for size, cost, and ultra-low IQ, making it optimal for space-constrained, battery-sensitive dual-rail systems.
Availability
TC1303B-PA0EMF is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303B-PA0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving industrial, automotive, consumer, and communications markets with high-reliability silicon and development tools.
The TC1303 family is designed for compact, battery-operated devices needing efficient dual-voltage regulation-emphasizing low quiescent current, small footprint, and robust protection in harsh environments.
FAQ
What output voltages does the TC1303B-PA0EMF provide?
The TC1303B-PA0EMF provides two fixed outputs: VOUT1 = 1.8 V (500 mA buck regulator) and VOUT2 = 3.3 V (300 mA LDO). These are factory-trimmed and do not require external feedback resistors. The part number suffix "PA0EMF" confirms this specific voltage combination per Microchip's ordering matrix.
How does the power-good (PG) function work on the TC1303B-PA0EMF?
The TC1303B-PA0EMF's PG pin is a push-pull output that monitors only the LDO output (VOUT2). It asserts high when VOUT2 reaches ≥94% of its nominal value and holds for ≥300 ms, then remains high as long as VOUT2 stays within 89–96% regulation. This behavior is unique to TC1303B variants and differs from TC1303A (buck-only monitoring) and TC1303C (dual-rail monitoring).
Can the TC1303B-PA0EMF operate from a single Li-ion cell?
Yes. The TC1303B-PA0EMF operates from 2.7 V to 5.5 V, covering the full discharge range of a single Li-ion cell (2.7–4.2 V). With 137 mV typical dropout on VOUT2, it delivers stable 3.3 V output down to an input of 3.437 V-well within the usable cell voltage window-and maintains 1.8 V output via buck regulation even below 3.0 V.
What is the thermal performance of the TC1303B-PA0EMF in the DFN package?
In the 3×3 mm DFN package with exposed pad soldered to AGND, the TC1303B-PA0EMF has a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias. At full 500 mA + 300 mA load, junction temperature rise is ~33°C above ambient-well below the 125°C max rating-even without forced airflow.
Does the TC1303B-PA0EMF require external compensation components?
No. Both the buck regulator and LDO in the TC1303B-PA0EMF are internally compensated. This eliminates the need for external compensation networks (e.g., RC filters or type-II/III compensators), simplifying design, reducing bill-of-materials cost, and minimizing PCB area-key advantages for space-constrained portable applications.
TC1303B-PA0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.8V, 500mA
- Voltage/Current - Output 2:
- 3.3V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-PA0EMF FAQ
1.How can I place an order for TC1303B-PA0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-PA0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-PA0EMF reliable?
The price and inventory of TC1303B-PA0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-PA0EMF is usually 5 days.
3.What payment methods are accepted for TC1303B-PA0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-PA0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-PA0EMF?
TC1303B-PA0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-PA0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-PA0EMF?
For technical support, including TC1303B-PA0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-PA0EMF requirements.
6.How does Aetrix verify that TC1303B-PA0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303B-PA0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-PA0EMF meets industry standards.
7.What is the process for return or replacement of TC1303B-PA0EMF?
All TC1303B-PA0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-PA0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-PA0EMF part is unused and in its original packaging.
Return procedure for TC1303B-PA0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-PA0EMF Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
