My Inquiry
My Account
Microchip Technology TC1303B-PA0EMFTR
- Part No.:
- TC1303B-PA0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-PA0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,040
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-PA0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring specifically of the LDO output. It delivers 1.8V/500 mA and 3.3V/300 mA outputs, operates from 2.7–5.5V input, features 65 µA typical quiescent current, and supports -40°C to +125°C junction temperature - used in portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303B-PA0EMFTR datasheet, TC1303B-PA0EMFTR pinout, TC1303B-PA0EMFTR application, or TC1303B-PA0EMFTR equivalent, key selection criteria include LDO-monitored PG functionality, independent shutdown control per rail, 2.0 MHz fixed-frequency PWM operation with automatic PFM transition at light load, and compatibility with 1 µF ceramic output capacitors on both outputs.
Technical Context
The TC1303B-PA0EMFTR implements a synchronous buck stage with integrated P-channel and N-channel MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz switching frequency under heavy load, and seamless auto-transition to pulse-frequency modulation (PFM) mode below ~10 mA to maintain ultra-low IQ. Its LDO stage uses internal compensation and achieves 137 mV dropout at 200 mA.
Power-good logic is configured as push-pull (not open-drain) and monitors only VOUT2 regulation with 94% threshold high, 89% threshold low, and 300 ms active delay - distinct from TC1303A (buck-monitored) and TC1303C/TC1304 (dual-monitored). UVLO triggers at 2.55 V nominal with 200 mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V rails without external pre-regulation. |
| Buck Output Current | 500 mA max - sufficient for core voltage supply of low-power microcontrollers and FPGAs. |
| LDO Output Current | 300 mA max - powers I/O peripherals, sensors, or RF sections requiring low-noise bias. |
| Quiescent Current | 65 µA typical - enables multi-week battery life in always-on portable medical devices. |
| PG Monitoring Target | LDO output only - ensures system reset is asserted only when auxiliary rail (e.g., 3.3 V I/O) is valid. |
| Dropout Voltage (LDO) | 137 mV @ 200 mA - allows operation with <100 mV headroom above output, critical for low-VIN applications. |
| Switching Frequency | 2.0 MHz fixed (heavy load) - permits use of compact 4.7 µH inductors and reduces EMI filtering burden. |
Pinout & Package
TC1303B-PA0EMFTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), rated for -40°C to +125°C operation. The EP must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown control | Active-high logic input (>45% VIN); enables/disables LDO independently of buck stage. |
| 2 VIN2 | LDO input supply | Accepts same input as VIN1; requires short trace coupling to minimize noise coupling into LDO. |
| 3 VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per part marking PA0); requires ≥1 µF ceramic capacitor to AGND. |
| 4 PG | Power-good indicator | Push-pull output asserting high when VOUT2 ≥ 94% of nominal; drives processor RESET directly. |
| 5 AGND | Analog ground reference | Must connect to clean analog ground plane; separate from PGND to avoid switching noise injection. |
| 6 PGND | Power ground return | High-current return path for buck switch node; ties to AGND only at single point near EP. |
| 7 LX | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout and Kelvin connection to PGND. |
| 8 VIN1 | Buck input supply | Primary input for buck stage; must be decoupled with ≥4.7 µF ceramic capacitor close to pin. |
| 9 SHDN1 | Buck shutdown control | Active-high logic input (>45% VIN); enables/disables buck regulator independently of LDO. |
| 10 VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 (fixed 1.8 V per PA0 suffix); no external divider needed. |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown per rail | SHDN1 and SHDN2 allow staggered power sequencing - e.g., enable LDO first to bias level-shifters before enabling buck core rail. |
| Internally compensated LDO | Eliminates need for external compensation network; stable with only 1 µF ceramic output capacitor. |
| Auto PWM-to-PFM mode transition | Maintains >85% efficiency down to 100 µA load without manual mode control or external circuitry. |
| Push-pull PG output | Drives RESET line directly without pull-up resistor - reduces BOM count and improves noise immunity vs. open-drain alternatives. |
| Thermal and overcurrent protection | Shuts down at 165°C with 10°C hysteresis; limits peak switch current to 700 mA to prevent inductor saturation. |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-operated glucose meter with BLE radio and LCD display. IC Role / Device Role / Timing Role: Dual-rail PMIC supplying 1.8 V to MCU core and 3.3 V to sensor interface/BLE transceiver. Use Value: 65 µA IQ extends 200 mAh coin-cell life to >6 months; LDO-monitored PG ensures reliable reset if sensor rail sags during measurement burst. | Use Scenario: Handheld oscilloscope powered via USB 5 V bus. IC Role / Device Role / Timing Role: Generates clean 1.8 V analog front-end supply and 3.3 V digital logic rail from noisy USB source. Use Value: 2.0 MHz switching minimizes conducted EMI into sensitive ADC inputs; 137 mV LDO dropout enables full 3.3 V output even as USB drops to 4.75 V. |
| Industrial Handheld Terminals | Low-Power IoT Edge Nodes |
Use Scenario: Ruggedized barcode scanner with cold-temperature operation requirement. IC Role / Device Role / Timing Role: Primary power controller delivering regulated rails across -40°C to +85°C ambient. Use Value: Guaranteed operation to +125°C junction enables use in sealed enclosures; PG delay prevents false resets during transient brownouts. | Use Scenario: Wireless environmental sensor node sleeping >99% of time on CR2032. IC Role / Device Role / Timing Role: Ultra-low-IQ dual regulator enabling sub-µA sleep current while maintaining fast wake-up. Use Value: 31 µs LDO wake-up time ensures sensor data capture within 100 µs of interrupt; PFM mode cuts standby current to <1 µA. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303A-PA0EMFTR | PG monitors buck output (VOUT1), not LDO; PG is open-drain. | Suitable where core rail validity is primary reset condition (e.g., MCU boot sequence). | Select when system reset must trigger on main processor supply, not auxiliary I/O rail. |
| TPS62231DRYR | Single-output 600 mA buck only; no integrated LDO or PG function. | Requires external LDO and reset supervisor for dual-rail systems. | Choose only if LDO rail is omitted or implemented separately; increases board area and component count. |
Compared with TC1303A-PA0EMFTR, TC1303B-PA0EMFTR provides LDO-specific power-good assertion critical for I/O-peripheral reliability, while TPS62231DRYR lacks integrated auxiliary regulation and monitoring - making TC1303B-PA0EMFTR the only solution offering verified dual-rail control with single-chip PG supervision.
Availability
TC1303B-PA0EMFTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply with guaranteed long-term manufacturability.
Supply support for TC1303B-PA0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, headquartered in Chandler, Arizona.
The TC1303 family targets space-constrained portable electronics needing highly integrated, low-quiescent-current dual-rail power management - emphasizing minimal external components and robust thermal performance.
FAQ
What output voltages does the TC1303B-PA0EMFTR deliver?
The TC1303B-PA0EMFTR delivers fixed 1.8 V from its buck regulator (VOUT1) and fixed 3.3 V from its LDO (VOUT2), as indicated by the "PA0" suffix in the part number. These values are factory-trimmed and require no external feedback resistors. Both outputs are internally compensated and stable with minimum 1 µF ceramic capacitors.
How does the power-good (PG) function operate in the TC1303B-PA0EMFTR?
The TC1303B-PA0EMFTR's PG pin is a push-pull output that asserts high when the LDO output (VOUT2) reaches and maintains ≥94% of its nominal voltage (3.3 V), with a built-in 300 ms delay before assertion. It de-asserts when VOUT2 falls below 89% and remains low until the delay timer expires - ensuring clean processor reset signaling in battery-powered systems.
Can the TC1303B-PA0EMFTR operate from a single 3.7 V Li-ion cell?
Yes, the TC1303B-PA0EMFTR operates from 2.7 V to 5.5 V input, fully supporting single-cell Li-ion (2.7–4.2 V). Its 137 mV LDO dropout at 200 mA allows the 3.3 V rail to remain regulated down to ~3.44 V input, and its buck stage maintains 1.8 V output even as input drops to 2.7 V - all while sustaining 65 µA typical quiescent current.
What is the thermal performance of the TC1303B-PA0EMFTR in its DFN package?
The TC1303B-PA0EMFTR in the 10-lead 3×3 mm DFN package has a typical θJA of 41°C/W on a 4-layer PCB with internal ground plane and thermal vias under the exposed pad. This enables continuous 500 mA buck + 300 mA LDO operation at ambient temperatures up to +85°C without derating, provided the EP is soldered to AGND.
Does the TC1303B-PA0EMFTR support independent enable control for each output?
Yes, the TC1303B-PA0EMFTR provides two independent logic-level enable inputs: SHDN1 controls the buck regulator and SHDN2 controls the LDO. Both are active-high (VIH > 45% VIN), allowing precise sequencing - for example, enabling the LDO first to power level shifters before enabling the buck rail for the processor core.
TC1303B-PA0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.8V, 500mA
- Voltage/Current - Output 2:
- 3.3V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-PA0EMFTR FAQ
1.How can I place an order for TC1303B-PA0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-PA0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-PA0EMFTR reliable?
The price and inventory of TC1303B-PA0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-PA0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1303B-PA0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-PA0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-PA0EMFTR?
TC1303B-PA0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-PA0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-PA0EMFTR?
For technical support, including TC1303B-PA0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-PA0EMFTR requirements.
6.How does Aetrix verify that TC1303B-PA0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1303B-PA0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-PA0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1303B-PA0EMFTR?
All TC1303B-PA0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-PA0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-PA0EMFTR part is unused and in its original packaging.
Return procedure for TC1303B-PA0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-PA0EMFTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
