Microchip Technology TC1303B-PF0EUN
- Part No.:
- TC1303B-PF0EUN
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303B-PF0EUN.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,829
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-PF0EUN from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with the power-good (PG) output monitoring only the LDO output (VOUT2). It delivers 1.8 V at 500 mA and 3.3 V at 300 mA, features 2.0 MHz fixed-frequency PWM operation, 65 µA typical quiescent current, and operates across –40°C to +125°C junction temperature. It targets battery-powered portable electronics requiring tightly regulated dual-rail supplies.
For engineers reviewing the TC1303B-PF0EUN datasheet, TC1303B-PF0EUN pinout, TC1303B-PF0EUN application, or TC1303B-PF0EUN equivalent, key selection criteria include LDO-monitored PG behavior, independent SHDN2 control for the LDO, 137 mV dropout at 200 mA, DFN/MSOP package compatibility, and thermal shutdown at 165°C - all critical for compact, low-power embedded designs.
Technical Context
The TC1303B-PF0EUN implements a synchronous buck stage with P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz switching frequency under heavy load, and automatic transition to PFM mode at light loads to maintain ultra-low IQ. Its LDO stage uses internal compensation and achieves ±0.3% output voltage tolerance with 25 ppm/°C temperature coefficient.
Power-good logic is configured exclusively for VOUT2 regulation (94% threshold, 300 ms delay), and PG is implemented as a push-pull output - distinguishing it from TC1303A/C and TC1304 variants. Shutdown is independently controlled via SHDN1 (buck) and SHDN2 (LDO), enabling flexible power sequencing in multi-rail systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - supports core voltage rails for ARM Cortex-M or low-power DSPs |
| LDO Output Current | 300 mA max - powers I/O peripherals, sensors, or RF front-ends without external pass devices |
| Quiescent Current | 65 µA typical - enables >1-year battery life in always-on sensor nodes with 200 mAh Li-ion |
| LDO Dropout Voltage | 137 mV @ 200 mA - allows operation down to VIN2 = 3.437 V when regulating 3.3 V output |
| Switching Frequency | 2.0 MHz (±0.4 MHz) - permits use of small 4.7 µH inductors and 4.7 µF ceramic output capacitors |
| PG Monitoring Target | VOUT2 only - ensures system reset is asserted only when auxiliary rail is valid, not buck rail |
| Operating Temp Range | –40°C to +125°C - qualified for automotive cabin and industrial edge controller environments |
Pinout & Package
TC1303B-PF0EUN is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), pin-compatible with the MSOP variant. The EP must be connected to AGND for thermal performance and noise immunity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SHDN2 | LDO shutdown input | Active-high logic (>45% VIN); enables independent LDO disable for dynamic power gating |
| VIN2 | LDO input supply | Accepts 2.7–5.5 V; must be tied closely to VIN1 to minimize ground bounce between regulators |
| VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per PF0EUN suffix); requires ≥1 µF ceramic capacitor to AGND |
| PG | Power-good indicator | Push-pull output asserting high when VOUT2 ≥ 94% of nominal; drives processor RESET directly |
| AGND | Analog ground reference | Separate low-impedance return for feedback and PG circuitry; must be star-connected to PGND |
| PGND | Power ground return | High-current return path for buck switch node; isolated from AGND except at single point |
| LX | Buck switch node | Connects to external inductor; contains fast-edge switching transients requiring tight layout |
| VIN1 | Buck input supply | Accepts 2.7–5.5 V; shared input with VIN2 but routed separately to reduce coupling |
| SHDN1 | Buck shutdown input | Active-high logic (>45% VIN); allows independent buck disable during sleep modes |
| VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 (fixed 1.8 V per PF0EUN); no external divider needed |
Key Features
| Feature | Design Value |
|---|---|
| Independent buck/LDO shutdown | Enables selective rail disabling - e.g., keep LDO active for RTC while shutting down buck for CPU core |
| Internally compensated LDO | Eliminates need for external compensation network; reduces BOM count and layout area |
| Push-pull PG output | Drives RESET lines without pull-up resistor; compatible with 1.8 V/3.3 V logic families directly |
| PFM/PWM auto-transition | Maintains >85% efficiency at 1 mA load while delivering >90% at 500 mA - extends battery runtime across usage modes |
| Thermal & short-circuit protection | Shuts down at 165°C with 10°C hysteresis; limits fault current to prevent board damage during VOUT2 short |
Applications
| Wearable Health Monitor | USB-C Powered IoT Hub |
|---|---|
Use Scenario: Continuous ECG and SpO₂ sensing with Bluetooth LE transmission. IC Role / Device Role / Timing Role: Dual-rail power source: 1.8 V for MCU core and 3.3 V for analog front-end and BLE radio. Use Value: 65 µA quiescent current extends coin-cell life beyond 18 months; PG monitoring VOUT2 ensures BLE reset only if analog supply fails. | Use Scenario: Compact gateway aggregating Zigbee, Thread, and BLE sensors via USB-C PD input. IC Role / Device Role / Timing Role: Primary PMIC converting 5 V USB-C to 1.8 V (MCU) and 3.3 V (transceivers). Use Value: 2.0 MHz switching enables <10 mm² total DC-DC area; independent SHDN2 allows transceiver rail retention during MCU sleep. |
| Industrial Handheld Scanner | Portable Medical Ultrasound Probe |
Use Scenario: Rugged barcode scanner operating from 3.7 V Li-ion with laser diode and imager. IC Role / Device Role / Timing Role: Supplies 1.8 V to image processor and 3.3 V to laser driver and CMOS sensor interface. Use Value: –40°C to +125°C rating ensures reliability in warehouse cold storage; 137 mV LDO dropout maintains 3.3 V rail even at end-of-discharge. | Use Scenario: Battery-powered ultrasound probe with analog beamformer and digital processing. IC Role / Device Role / Timing Role: Powers low-noise analog signal chain (3.3 V) and FPGA core (1.8 V) from single-cell Li-ion. Use Value: Low 1.8 µV/√Hz LDO output noise prevents SNR degradation in RF receive path; PG tied to analog rail guarantees clean startup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-PF0EUN | Monitors both VOUT1 and VOUT2 for PG assertion; same pinout and electrical specs otherwise | Required where system reset must depend on validity of *both* rails (e.g., FPGA with separate core/I/O supplies) | Select TC1303C-PF0EUN only if dual-rail PG monitoring is mandatory; otherwise TC1303B-PF0EUN offers simpler reset logic |
| TPS65023RGZR | Triple-output (2 buck + 1 LDO); higher IQ (120 µA); 2.25 MHz switching; QFN-24 package | Suitable for designs needing third rail (e.g., DDR termination voltage) or higher integration density | Choose TPS65023RGZR when adding a third regulated output is required; avoid if footprint and IQ are constraints |
Compared with TC1303C-PF0EUN and TPS65023RGZR, TC1303B-PF0EUN provides the most direct solution for cost-sensitive, space-constrained applications requiring LDO-only PG monitoring and minimal external components - with no compromise on thermal robustness or load transient response.
Availability
TC1303B-PF0EUN is available at Aetrix Electronics and suitable for wearable health monitors, USB-C powered IoT hubs, and industrial handheld scanners requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303B-PF0EUN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with vertical integration from design to wafer fabrication and test.
The TC1303 family was designed specifically for portable and battery-operated applications demanding high efficiency, ultra-low quiescent current, and dual-rail flexibility in minimal PCB area - targeting medical, consumer, and industrial edge devices.
FAQ
What output voltages does the TC1303B-PF0EUN provide?
The TC1303B-PF0EUN provides fixed 1.8 V from its buck regulator (VOUT1) and fixed 3.3 V from its LDO (VOUT2), as indicated by the "PF0EUN" suffix per Microchip's part numbering scheme. Both outputs are internally set and require no external resistive dividers. The 1.8 V rail supports low-voltage digital cores, while the 3.3 V rail powers analog circuitry, interfaces, and peripherals - making TC1303B-PF0EUN ideal for mixed-signal portable systems.
How does the power-good (PG) function operate in the TC1303B-PF0EUN?
In the TC1303B-PF0EUN, the PG output is a push-pull signal that asserts high only when the LDO output (VOUT2) reaches and maintains ≥94% of its nominal 3.3 V value, with a built-in 300 ms delay to prevent false resets during startup. This differs from TC1303A (PG monitors buck only) and TC1303C (PG monitors both rails). The PG pin directly drives processor RESET lines without external pull-ups, simplifying system-level reset architecture for TC1303B-PF0EUN designs.
What package options are available for the TC1303B-PF0EUN?
The TC1303B-PF0EUN is offered in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), designated by the "EUN" suffix. It is pin-compatible with the 10-lead MSOP variant, allowing layout reuse across form factors. The DFN package provides superior thermal performance (θJA = 41°C/W on 4-layer board) versus MSOP (113°C/W), making it preferred for thermally constrained applications - and the EP must be soldered to AGND for optimal junction temperature control in TC1303B-PF0EUN deployments.
Does the TC1303B-PF0EUN support independent enable control for each regulator?
Yes, the TC1303B-PF0EUN provides fully independent shutdown control: SHDN1 enables/disables the buck regulator (VOUT1), and SHDN2 enables/disables the LDO (VOUT2). Both inputs are active-high logic-level signals (VIH > 45% VIN, VIL < 15% VIN) with ±0.01 µA leakage. This allows precise power sequencing - for example, enabling the LDO first to power bias circuitry before enabling the buck for digital core - a capability confirmed in the functional block diagram and electrical characteristics table of the TC1303B-PF0EUN datasheet.
What protection features are integrated into the TC1303B-PF0EUN?
The TC1303B-PF0EUN integrates undervoltage lockout (UVLO) triggering at 2.55 V (with 200 mV hysteresis), overtemperature shutdown at 165°C (with 10°C hysteresis), and output short-circuit protection limiting average LDO fault current to 240 mA. The buck stage includes cycle-by-cycle current limiting, and both regulators feature internal soft-start. These protections are active across the full –40°C to +125°C operating range and require no external components - ensuring robust field operation of TC1303B-PF0EUN in unattended or harsh-environment applications.
TC1303B-PF0EUN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.8V, 500mA
- Voltage/Current - Output 2:
- 2.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303B-PF0EUN FAQ
1.How can I place an order for TC1303B-PF0EUN through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-PF0EUN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-PF0EUN reliable?
The price and inventory of TC1303B-PF0EUN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-PF0EUN is usually 5 days.
3.What payment methods are accepted for TC1303B-PF0EUN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-PF0EUN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-PF0EUN?
TC1303B-PF0EUN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-PF0EUN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-PF0EUN?
For technical support, including TC1303B-PF0EUN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-PF0EUN requirements.
6.How does Aetrix verify that TC1303B-PF0EUN is sourced from the original manufacturer or authorized distributors?
All TC1303B-PF0EUN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-PF0EUN meets industry standards.
7.What is the process for return or replacement of TC1303B-PF0EUN?
All TC1303B-PF0EUN units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-PF0EUN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-PF0EUN part is unused and in its original packaging.
Return procedure for TC1303B-PF0EUN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-PF0EUN Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

