Microchip Technology TC1303B-PI0EMF
- Part No.:
- TC1303B-PI0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-PI0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-PI0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring focused on the LDO output. It delivers 1.8 V @ 500 mA and 3.3 V @ 300 mA from a 2.7–5.5 V input, features 65 µA typical quiescent current, 2.0 MHz fixed-frequency PWM operation, and operates across –40°C to +125°C junction temperature for portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303B-PI0EMF datasheet, TC1303B-PI0EMF pinout, TC1303B-PI0EMF application, or TC1303B-PI0EMF equivalent, key selection criteria include LDO-monitored PG output, independent SHDN1/SHDN2 control, 137 mV dropout at 200 mA, internal compensation, and DFN/MSOP package compatibility in space-constrained battery-powered systems.
Technical Context
The TC1303B-PI0EMF implements a fixed-frequency 2.0 MHz synchronous buck stage with automatic transition to PFM mode under light load to maintain ultra-low IQ, while its LDO stage uses a single 1 µF ceramic output capacitor and achieves 137 mV dropout at 200 mA. The device employs separate shutdown inputs (SHDN1 for buck, SHDN2 for LDO) and integrates UVLO, overtemperature, and short-circuit protection on both outputs.
Its power-good (PG) output is a push-pull signal referenced exclusively to VOUT2 regulation (94% threshold, 300 ms delay), distinguishing it from TC1303A (buck-monitored) and TC1303C/TC1304 (dual-monitored). The feedback pin VFB1/VOUT1 supports adjustable output (0.8–4.5 V) or direct connection for fixed-voltage variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - supports core voltage rails for low-power processors without external current boosting |
| LDO Output Current | 300 mA max - powers I/O, sensors, or RF bias circuits with minimal external components |
| Quiescent Current | 65 µA typical - enables >1-year battery life in always-on portable medical devices |
| Switching Frequency | 2.0 MHz fixed - allows use of compact 4.7 µH inductors and reduces EMI filtering footprint |
| LDO Dropout Voltage | 137 mV @ 200 mA - sustains regulation down to VIN = VOUT + 0.137 V, critical for Li-ion discharge profiles |
| Power-Good Delay | 300 ms - provides stable reset timing for microcontrollers after LDO output reaches regulation |
| Operating Temperature | –40°C to +125°C - qualified for automotive cabin and industrial handheld environments |
Pinout & Package
TC1303B-PI0EMF is packaged in a 10-pin 3×3 mm DFN (exposed pad) or MSOP package. The exposed thermal pad must be connected to AGND for thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SHDN2 | LDO shutdown control | Active-high logic input (>45% VIN); enables/disables only the 300 mA LDO output independently |
| 2: VIN2 | LDO input supply | Accepts 2.7–5.5 V; must be routed with minimal trace length to VIN1 to reduce noise coupling |
| 3: VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per PI0EMF suffix); requires ≥1 µF ceramic capacitor to AGND |
| 4: PG | Power-good indicator | Push-pull output asserting high when VOUT2 reaches 94% of target; used for processor reset sequencing |
| 5: AGND | Analog ground reference | Single-point connection for feedback resistors, capacitors, and exposed pad; separates analog return from PGND |
| 6: PGND | Power ground return | High-current return path for buck switch node (LX); must be low-inductance polygon tied to AGND at one point |
| 7: LX | Buck switch node | Connects to external 4.7 µH inductor; carries high di/dt switching current; requires tight layout to minimize EMI |
| 8: VIN1 | Buck input supply | Shares input source with VIN2; must be decoupled with 4.7 µF ceramic capacitor near pin |
| 9: SHDN1 | Buck shutdown control | Active-high logic input (>45% VIN); enables/disables only the 500 mA buck output independently |
| 10: VFB1/VOUT1 | Buck feedback/sense | Configured as VOUT1 for fixed-output variants (e.g., 1.8 V); ties directly to buck output for regulation |
Key Features
| Feature | Design Value |
|---|---|
| Independent buck/LDO shutdown | Enables precise power sequencing-e.g., hold LDO active while buck ramps down during sleep mode |
| Internal compensation | Eliminates need for external compensation network, reducing BOM count and layout sensitivity |
| PG monitors LDO only | Ensures system reset is triggered only after auxiliary rail (e.g., 3.3 V I/O) is stable-not dependent on core rail |
| 2.0 MHz PWM + PFM transition | Maintains >85% efficiency from 1 mA to 500 mA load, extending battery runtime in variable-load applications |
| Low-noise LDO output | 1.8 µV/√Hz output noise and 62 dB PSRR below 100 Hz support noise-sensitive analog sensors |
Applications
| Portable Medical Instrumentation | USB-Powered Peripheral |
|---|---|
Use Scenario: Battery-operated glucose meter with LCD display, sensor interface, and BLE radio. IC Role / Device Role / Timing Role: Dual-rail power source delivering 1.8 V to MCU core and 3.3 V to display driver and radio transceiver. Use Value: 65 µA quiescent current extends coin-cell life; LDO-monitored PG ensures reliable display initialization before sensor sampling. | Use Scenario: USB-C powered docking station supplying 1.8 V to FPGA configuration logic and 3.3 V to USB PHY. IC Role / Device Role / Timing Role: Primary voltage translator from 5 V USB bus to dual regulated rails with independent enable control. Use Value: Independent SHDN1/SHDN2 allows FPGA core to remain powered while disabling PHY during suspend, cutting idle power by >40%. |
| Handheld Industrial Scanner | Ultra-Compact PDAs |
Use Scenario: Rugged barcode scanner using Li-ion battery and laser diode driver requiring clean 3.3 V bias. IC Role / Device Role / Timing Role: Power manager providing isolated LDO output for analog front-end and buck output for digital baseband. Use Value: 137 mV LDO dropout preserves full 3.3 V output down to 3.437 V battery voltage, maximizing usable capacity. | Use Scenario: Legacy PDA with ARM9 processor needing 1.2 V core and 2.5 V memory interface from single-cell Li-ion. IC Role / Device Role / Timing Role: Dual-output PMIC enabling discrete voltage domain partitioning without discrete regulators. Use Value: Internal compensation and 3×3 mm DFN footprint reduce PCB area by 35% vs. discrete buck+LDO solution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1826-3302E/DB | Single 300 mA LDO only; no integrated buck stage or PG output | Requires external buck converter for core rail; lacks power sequencing capability | Select only if existing design already includes a buck regulator and only LDO+PG functionality is needed |
| TPS65023RSBR | Triple-output PMIC (2 buck + 1 LDO); 2.25 MHz switching; I²C programmable; larger 4×4 QFN | Supports dynamic voltage scaling and complex sequencing but increases BOM cost and layout complexity | Prefer when system requires >2 rails or firmware-controlled voltage adjustment; not drop-in compatible |
Compared with MCP1826-3302E/DB and TPS65023RSBR, TC1303B-PI0EMF uniquely integrates buck+LDO+LDO-monitored PG in a 3×3 mm DFN with independent shutdown-offering optimal balance of integration, size, and sequencing control for cost-sensitive portable designs.
Availability
TC1303B-PI0EMF is available at Aetrix Electronics and suitable for portable medical instrumentation, USB-powered peripherals, and handheld industrial scanners requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for TC1303B-PI0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor manufacturer specializing in microcontrollers, analog devices, and power management ICs for embedded control applications.
The TC1303 family was designed specifically for space-constrained, battery-powered consumer and medical devices requiring dual regulated supplies with minimal external components and robust power sequencing.
FAQ
What output voltages does the TC1303B-PI0EMF provide?
The TC1303B-PI0EMF provides two fixed output voltages: 1.8 V from its synchronous buck regulator (VOUT1) and 3.3 V from its low-dropout linear regulator (VOUT2). These values are factory-trimmed and confirmed by the "PI0" suffix per Microchip's ordering guide; no external resistor divider is required for these configurations. The TC1303B-PI0EMF does not support adjustable outputs without circuit modification.
How does the power-good (PG) output of the TC1303B-PI0EMF differ from other TC1303 variants?
The TC1303B-PI0EMF features a push-pull PG output that monitors only the LDO output (VOUT2), asserting high when VOUT2 reaches 94% of its nominal value with a 300 ms delay. This differs from TC1303A (PG monitors buck only) and TC1303C/TC1304 (PG monitors both rails). The TC1303B-PI0EMF's PG behavior ensures system reset is synchronized to auxiliary rail stability, not core rail.
Can the buck and LDO outputs of the TC1303B-PI0EMF be enabled independently?
Yes-the TC1303B-PI0EMF provides independent shutdown control via SHDN1 (buck) and SHDN2 (LDO). Driving SHDN1 low disables only the 500 mA buck regulator while leaving the 300 mA LDO active, and vice versa. This enables flexible power sequencing-for example, keeping VOUT2 (3.3 V) active to sustain real-time clock or sensor bias while powering down the MCU core rail (VOUT1).
What is the minimum input voltage required for the TC1303B-PI0EMF to regulate both outputs?
The TC1303B-PI0EMF requires VIN ≥ 2.7 V minimum, but practical regulation depends on dropout margins: for VOUT1 = 1.8 V, VIN must exceed 1.8 V + 280 mV = 2.08 V; for VOUT2 = 3.3 V, VIN must exceed 3.3 V + 137 mV = 3.437 V. Thus, to regulate both simultaneously, VIN must be ≥ 3.437 V. Below this, only the buck may remain in regulation while the LDO drops out.
Which package type does the TC1303B-PI0EMF use, and what layout considerations apply?
The TC1303B-PI0EMF uses a 10-pin 3×3 mm DFN package with an exposed thermal pad (suffix "EMF"). The pad must be soldered to a dedicated AGND copper pour with ≥4 thermal vias to inner ground planes. VIN1/VIN2 decoupling capacitors (4.7 µF each) must be placed within 2 mm of their respective pins, and the LX trace must be short, wide, and isolated from sensitive analog traces to minimize EMI coupling in the TC1303B-PI0EMF layout.
TC1303B-PI0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.8V, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-PI0EMF FAQ
1.How can I place an order for TC1303B-PI0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-PI0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-PI0EMF reliable?
The price and inventory of TC1303B-PI0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-PI0EMF is usually 5 days.
3.What payment methods are accepted for TC1303B-PI0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-PI0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-PI0EMF?
TC1303B-PI0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-PI0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-PI0EMF?
For technical support, including TC1303B-PI0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-PI0EMF requirements.
6.How does Aetrix verify that TC1303B-PI0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303B-PI0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-PI0EMF meets industry standards.
7.What is the process for return or replacement of TC1303B-PI0EMF?
All TC1303B-PI0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-PI0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-PI0EMF part is unused and in its original packaging.
Return procedure for TC1303B-PI0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-PI0EMF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

