My Inquiry
My Account
Microchip Technology TC1303B-SE0EMF
- Part No.:
- TC1303B-SE0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-SE0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,469
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-SE0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring specifically of the LDO output (VOUT2). It delivers 94% regulation threshold accuracy, 137 mV typical dropout at 200 mA for VOUT2, and operates across –40°C to +125°C junction temperature. It targets portable battery-powered systems requiring tightly sequenced, low-noise dual-rail supplies - such as USB-powered medical instruments and handheld PDAs.
For engineers reviewing the TC1303B-SE0EMF datasheet, TC1303B-SE0EMF pinout, TC1303B-SE0EMF application, or TC1303B-SE0EMF equivalent, key selection criteria include its LDO-monitored PG function, independent SHDN2 control, 2.0 MHz fixed-frequency PWM operation with automatic PFM transition, 65 µA typical quiescent current, and compatibility with 1 µF ceramic output capacitance on VOUT2.
Technical Context
The TC1303B-SE0EMF implements a synchronous buck stage with integrated P-channel and N-channel MOSFETs (RDS(on) = 450 mΩ each), operating at a fixed 2.0 MHz switching frequency under heavy load and transitioning automatically to PFM mode at light loads to maintain ultra-low IQ. Its LDO stage uses a separate input (VIN2) and provides rail-specific regulation with internal compensation and no external capacitor required beyond the mandatory 1 µF ceramic on VOUT2.
Power-good logic is dedicated solely to VOUT2 regulation (per TC1303B variant), generating a push-pull output with 300 ms active timeout and 165 µs delay; this differs fundamentally from TC1303A (buck-monitored open-drain PG) and TC1303C/TC1304 (dual-monitored). Shutdown is fully independent: SHDN1 controls the buck, SHDN2 controls the LDO - enabling flexible power sequencing without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - supports core voltage rails for low-power processors and FPGAs |
| LDO Output Current | 300 mA max - powers I/O, sensors, or analog circuitry with minimal board area |
| Quiescent Current | 65 µA typical total - extends battery life in always-on portable devices |
| VOUT2 Dropout Voltage | 137 mV @ 200 mA - enables operation down to 2.7 V input for 3.3 V LDO output |
| Switching Frequency | 2.0 MHz fixed (heavy load) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| PG Monitoring Target | LDO output only (VOUT2) - ensures system reset is triggered only when auxiliary rail is valid |
| Operating Temperature | –40°C to +125°C junction - qualified for industrial and extended-temperature embedded applications |
Pinout & Package
TC1303B-SE0EMF is housed in a thermally enhanced 10-pin 3×3 mm DFN package with exposed pad (EP) connected to AGND. Pin assignments are validated per DS21949C-page 3 and page 19.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN2 | LDO shutdown control input | Active-high logic (>45% VIN); enables independent LDO disable for dynamic power gating |
| 2 - VIN2 | LDO input supply | Accepts 2.7–5.5 V; must be short-traced to VIN1 to minimize noise coupling into LDO path |
| 3 - VOUT2 | LDO regulated output | Delivers fixed or adjustable voltage (1.5/1.8/2.5/3.3 V); requires ≥1 µF ceramic capacitor to AGND |
| 4 - PG | Power-good status output | Push-pull output asserting high when VOUT2 reaches 94% of target; used for processor reset assertion |
| 5 - AGND | Analog ground reference | Must connect to clean analog ground plane; separates noise-sensitive feedback paths from PGND |
| 6 - PGND | Power ground return | High-current return for buck switch node (LX); requires low-inductance connection to AGND via multiple vias |
| 7 - LX | Buck switch node | Connects to external 4.7 µH inductor; carries high di/dt; layout critical for EMI and efficiency |
| 8 - VIN1 | Buck input supply | Accepts 2.7–5.5 V; shared with VIN2 in most designs; feeds synchronous rectifier stage |
| 9 - SHDN1 | Buck shutdown control input | Active-high logic (>45% VIN); enables independent buck disable without affecting LDO state |
| 10 - VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 for fixed-output variants; used as feedback node for adjustable versions (0.8–4.5 V) |
Key Features
| Feature | Design Value |
|---|---|
| Independent dual shutdown | SHDN1 and SHDN2 allow granular control of buck and LDO stages - essential for low-power sleep modes |
| Internally compensated LDO | Eliminates need for external compensation network; stable with only 1 µF ceramic output capacitor |
| PG push-pull output (TC1303B) | Drives reset lines directly without pull-up resistor - reduces BOM count and improves noise immunity |
| Auto PWM-to-PFM transition | Maintains >85% efficiency at light loads (<10 mA) without firmware or external control intervention |
| Thermal & overcurrent protection | 165°C thermal shutdown with 10°C hysteresis and cycle-by-cycle current limiting on both outputs |
| Low-noise buck architecture | 2.0 MHz fixed frequency minimizes audible noise and simplifies EMI filter design vs. variable-frequency alternatives |
Applications
| USB-Powered Medical Devices | Handheld PDAs & Organizers |
|---|---|
|
Use Scenario: Portable glucose meters and pulse oximeters powered via USB 5 V input requiring isolated 3.3 V digital rail and 1.8 V sensor interface rail. IC Role / Device Role / Timing Role: Dual-output PMIC providing independently controlled, low-noise supplies with LDO-monitored power-good for safe microcontroller boot. Use Value: 137 mV LDO dropout enables full 3.3 V output from degraded USB sources (down to 3.43 V); 65 µA IQ extends single-charge runtime beyond 72 hours. |
Use Scenario: Battery-backed personal digital assistants with ARM-based SoC needing 1.2 V core and 3.3 V I/O voltages. IC Role / Device Role / Timing Role: Primary power source managing buck-fed core voltage and LDO-fed peripheral rail, with PG tied to LDO for reliable reset timing. Use Value: Independent SHDN1/SHDN2 pins allow SoC-controlled sleep mode where LDO remains active for RTC while buck is off - reducing system standby current by 420 µA. |
| Industrial Handheld Scanners | Low-Power IoT Edge Sensors |
|
Use Scenario: Rugged barcode scanners using Li-ion batteries (2.7–4.2 V) and requiring 3.3 V logic and 2.5 V image sensor bias. IC Role / Device Role / Timing Role: Dual-regulator delivering stable, ripple-free rails with thermal protection for continuous scanning duty cycles. Use Value: 100% tested 137 mV dropout at 200 mA ensures 2.5 V sensor rail stays in regulation even at end-of-battery (3.0 V input), preventing image corruption. |
Use Scenario: Wireless environmental sensors powered by coin-cell or energy harvesting, needing ultra-low IQ and fast wake-up. IC Role / Device Role / Timing Role: Power manager supplying MCU core (buck) and RF transceiver (LDO), with PG enabling precise wake-up synchronization. Use Value: 31 µs LDO wake-up time (tWK) and 100 µs settling (tS) enable sub-100 µs system readiness after interrupt - critical for duty-cycled sensing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-SE0EMF | Monitors both buck and LDO outputs for PG; same pinout and package | Required where system reset must wait for *both* rails to stabilize - e.g., FPGA configurations with strict power sequencing | Select when dual-rail validation is mandatory; not drop-in for TC1303B due to different PG behavior and timing |
| TPS65023RGZR | Triple-output (2 buck + 1 LDO); higher IQ (80 µA); 2.25 MHz switching; QFN-24 package | Supports more complex SoC power trees (e.g., ARM Cortex-A8 with DDR, core, I/O rails) | Choose when additional output or higher integration is needed; requires PCB redesign due to different pin count and layout |
Compared with TC1303C-SE0EMF and TPS65023RGZR, TC1303B-SE0EMF offers the lowest quiescent current and simplest LDO-centric PG implementation - ideal for cost-sensitive, single-LDO-critical applications where buck-only or dual-monitoring is unnecessary.
Availability
TC1303B-SE0EMF is available at Aetrix Electronics and suitable for USB-powered medical devices, handheld PDAs, and industrial scanners requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303B-SE0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog components, and power management ICs, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The TC1303 family was designed specifically for space-constrained, battery-operated portable electronics requiring dual-rail power with ultra-low quiescent current and robust thermal protection - targeting cellular phones, USB devices, and handheld instrumentation.
FAQ
What is the power-good (PG) monitoring behavior of TC1303B-SE0EMF?
The TC1303B-SE0EMF monitors only the LDO output (VOUT2) for power-good assertion. Its PG pin is a push-pull output that goes high when VOUT2 reaches 94% of its nominal voltage, with a 300 ms active timeout and 165 µs delay. This differs from TC1303A (buck-monitored) and TC1303C (dual-monitored), making TC1303B-SE0EMF optimal when system reset depends solely on auxiliary rail stability.
Can TC1303B-SE0EMF support adjustable buck output voltage?
Yes, TC1303B-SE0EMF supports adjustable VOUT1 from 0.8 V to 4.5 V using an external resistor divider connected to the VFB1/VOUT1 pin. The internal reference is 0.8 V ±2.5%, and feedback bias current is only –1.5 nA - enabling high-impedance dividers that minimize quiescent current impact. Fixed-output versions (e.g., 1.2 V, 1.8 V) tie VFB1 directly to VOUT1.
What is the minimum input voltage required for TC1303B-SE0EMF to regulate a 3.3 V LDO output?
For a 3.3 V LDO output, TC1303B-SE0EMF requires a minimum input voltage of 3.437 V - calculated as VOUT2 + dropout (3.3 V + 0.137 V). The datasheet specifies 137 mV typical dropout at 200 mA, and worst-case dropout is 300 mV at 300 mA. Therefore, to guarantee regulation across temperature and load, design for VIN2 ≥ 3.6 V when VOUT2 = 3.3 V.
How does TC1303B-SE0EMF manage efficiency at light loads?
TC1303B-SE0EMF automatically transitions from PWM to PFM mode when buck load drops below ~10 mA. This reduces switching losses and maintains >85% efficiency even at 100 µA load. Total device quiescent current remains at 65 µA typical - achieved by disabling gate drive circuits and biasing only essential comparators and references during PFM operation.
Is TC1303B-SE0EMF pin-compatible with other TC1303 variants?
Yes, TC1303B-SE0EMF shares identical 10-pin DFN and MSOP footprints and pin functions with TC1303A, TC1303C, and TC1304. However, PG behavior (push-pull vs. open-drain) and monitoring scope (LDO-only vs. buck-only vs. dual) differ - requiring firmware or schematic review before substitution. No PCB changes are needed, but system-level validation of reset timing is essential.
TC1303B-SE0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.5V, 500mA
- Voltage/Current - Output 2:
- 2.9V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-SE0EMF FAQ
1.How can I place an order for TC1303B-SE0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-SE0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-SE0EMF reliable?
The price and inventory of TC1303B-SE0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-SE0EMF is usually 5 days.
3.What payment methods are accepted for TC1303B-SE0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-SE0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-SE0EMF?
TC1303B-SE0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-SE0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-SE0EMF?
For technical support, including TC1303B-SE0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-SE0EMF requirements.
6.How does Aetrix verify that TC1303B-SE0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303B-SE0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-SE0EMF meets industry standards.
7.What is the process for return or replacement of TC1303B-SE0EMF?
All TC1303B-SE0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-SE0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-SE0EMF part is unused and in its original packaging.
Return procedure for TC1303B-SE0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-SE0EMF Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
