My Inquiry
My Account
Microchip Technology TC1303B-SE0EMFTR
- Part No.:
- TC1303B-SE0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-SE0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,693
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-SE0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with the power-good (PG) output monitoring only the LDO output (VOUT2). It delivers 94% typical regulation accuracy, 137 mV dropout at 200 mA for VOUT2, and operates across –40°C to +125°C junction temperature. It targets portable battery-powered systems requiring tightly regulated core and I/O rails, such as USB-powered medical instruments.
For engineers reviewing the TC1303B-SE0EMFTR datasheet, TC1303B-SE0EMFTR pinout, TC1303B-SE0EMFTR application, or TC1303B-SE0EMFTR equivalent, key selection criteria include its LDO-monitored PG function, independent SHDN2 control, 2.0 MHz fixed-frequency PWM operation, 65 µA total quiescent current, and compatibility with 1 µF ceramic output capacitors on both outputs.
Technical Context
The TC1303B-SE0EMFTR implements a synchronous buck stage with PFM/PWM auto-transition for light/heavy load efficiency optimization, and a fully integrated LDO with internal compensation and 0.8V–4.5V adjustable or standard fixed VOUT1 options. Its PG output is push-pull and asserts when VOUT2 reaches ≥94% of nominal, with 300 ms delay used for processor reset sequencing.
It features independent shutdown inputs (SHDN1 for buck, SHDN2 for LDO), undervoltage lockout (2.55 V typical), thermal shutdown (165°C), and overcurrent protection on both outputs. The device uses separate input pins (VIN1, VIN2) but requires them to be tied together per design guidelines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - supports processor core rail in space-constrained portable devices |
| LDO Output Current | 300 mA max - powers auxiliary logic, sensors, or interface circuitry with minimal external components |
| PG Monitoring Target | LDO output (VOUT2) only - enables precise reset timing based on bias rail stability |
| Quiescent Current | 65 µA typical - extends battery life in always-on or low-duty-cycle applications |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - allows operation from low-input sources like single-cell Li-ion (2.7V min) |
| Switching Frequency | 2.0 MHz fixed (PWM mode) - permits use of small 4.7 µH inductors and compact 3×3 mm DFN layout |
| Operating Temp Range | –40°C to +125°C junction - qualified for industrial and automotive-adjacent portable equipment |
Pinout & Package
TC1303B-SE0EMFTR is housed in a thermally enhanced 10-pin 3×3 mm DFN package with exposed pad (EP) connected to AGND. Pin numbering follows standard DFN orientation (pin 1 top-left, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN2 | LDO shutdown control input | Active-high logic (>45% VIN); enables independent LDO disable without affecting buck stage |
| 2 - VIN2 | LDO input supply | Must be tied to VIN1; supplies LDO stage; requires local 1 µF bypass capacitor |
| 3 - VOUT2 | LDO regulated output | 300 mA capable; requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 - PG | Power-good status output | Push-pull active-high signal indicating VOUT2 ≥94% regulation; 300 ms delay built-in |
| 5 - AGND | Analog ground reference | Separate ground return for feedback and analog circuitry; must connect to low-noise AGND plane |
| 6 - PGND | Power ground return | High-current return path for buck switch node; must be routed separately from AGND |
| 7 - LX | Buck switch node | Connects to external inductor; carries high di/dt switching current; requires tight loop layout |
| 8 - VIN1 | Buck input supply | Main input (2.7–5.5 V); ties to VIN2; feeds buck regulator and internal bias circuits |
| 9 - SHDN1 | Buck shutdown control input | Active-high logic (>45% VIN); enables independent buck disable while LDO remains active |
| 10 - VFB1/VOUT1 | Buck feedback or output | Configurable: connect to divider midpoint for adjustable VOUT1 (0.8–4.5 V), or directly to VOUT1 for fixed output |
Key Features
| Feature | Design Value |
|---|---|
| Independent buck/LDO shutdown | Enables flexible power sequencing-e.g., keep LDO active for RTC during buck sleep |
| Internally compensated LDO | Eliminates need for external compensation network; reduces BOM count and board area |
| 2.0 MHz fixed-frequency PWM | Minimizes inductor size and EMI filter requirements; supports ultra-compact PCB designs |
| PFM/PWM auto-transition | Maintains >85% efficiency down to 1 mA load without manual mode control or external circuitry |
| Push-pull PG output | Drives processor RESET directly without pull-up resistor; simplifies system-level reset timing |
| Low 137 mV LDO dropout | Supports full 300 mA output even with 2.7 V input, maximizing usable battery voltage range |
Applications
| USB-Powered Medical Instrument | Portable Diagnostic Scanner |
|---|---|
Use Scenario: Handheld blood glucose meter powered via USB 5 V input, requiring isolated 1.8 V core and 3.3 V sensor/interface rails. IC Role / Device Role / Timing Role: TC1303B-SE0EMFTR generates both rails; PG monitors 3.3 V LDO to assert microcontroller RESET until stable. Use Value: Single-chip dual-rail solution eliminates discrete regulators and external PG comparator, reducing component count by ≥4 and PCB area by 35%. | Use Scenario: Battery-operated optical scanner with ARM Cortex-M4 MCU (1.2 V core) and CMOS image sensor (2.8 V analog). IC Role / Device Role / Timing Role: Buck regulates 1.2 V core rail; LDO supplies clean 2.8 V sensor bias; PG ensures sensor initialization completes before image capture. Use Value: 65 µA quiescent current extends standby time to >72 hours on 500 mAh Li-ion; 2.0 MHz switching avoids audible noise in audio-sensitive environments. |
| Industrial Handheld Terminal | Wearable Health Monitor |
Use Scenario: Ruggedized PDA running Linux with 1.1 V SoC core, 3.3 V display interface, and -40°C to +85°C operating requirement. IC Role / Device Role / Timing Role: TC1303B-SE0EMFTR provides both rails; thermal shutdown (165°C) protects against enclosure overheating during extended use. Use Value: –40°C to +125°C junction rating ensures reliable startup and regulation across full industrial ambient range without derating. | Use Scenario: Skin-contact ECG patch using coin cell (3 V), needing 1.8 V MCU rail and 2.5 V analog front-end with ultra-low sleep current. IC Role / Device Role / Timing Role: Buck supplies MCU; LDO powers precision AFE; SHDN2 disables LDO during deep sleep while buck remains ready. Use Value: Independent shutdown paths reduce system sleep current to <1 µA; 1 µF LDO output cap minimizes footprint in 12 mm × 12 mm wearable form factor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-SE0EMFTR | Monitors both buck and LDO outputs for PG assertion; same pinout and package | Required where system reset must wait for both rails to stabilize (e.g., FPGA configuration) | Select when coordinated power-rail validation is mandatory; not drop-in for TC1303B-SE0EMFTR's LDO-only PG behavior |
| TPS62231DRYR | Single-output 600 mA buck only; no integrated LDO or PG; 2.25 MHz switching | Suitable only if LDO rail is generated externally or omitted; lacks PG functionality entirely | Choose only when LDO is unnecessary and system-level PG is implemented separately |
Compared with TC1303C-SE0EMFTR and TPS62231DRYR, TC1303B-SE0EMFTR uniquely delivers LDO-monitored PG in a dual-output, low-quiescent, thermally robust package-making it optimal for cost-sensitive, space-constrained portable devices where bias-rail integrity drives reset timing.
Availability
TC1303B-SE0EMFTR is available at Aetrix Electronics and suitable for USB-powered medical instruments, portable diagnostic scanners, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303B-SE0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, and Flash-IP solutions, with broad expertise in power management ICs for embedded and portable applications.
The TC1303 family was designed specifically for dual-rail battery-powered systems needing high integration, low quiescent current, and precise power sequencing-targeting cellular phones, PDAs, and handheld medical devices.
FAQ
What is the power-good (PG) monitoring behavior of TC1303B-SE0EMFTR?
The TC1303B-SE0EMFTR monitors only the LDO output (VOUT2) for power-good assertion. Its PG pin is a push-pull output that goes high when VOUT2 reaches ≥94% of its nominal voltage, with a built-in 300 ms delay used for processor reset timing. This differs from TC1303A (buck-only monitoring) and TC1303C (dual-rail monitoring), making TC1303B-SE0EMFTR ideal when system reset depends solely on bias rail stability.
Can TC1303B-SE0EMFTR generate adjustable buck output voltages?
Yes, TC1303B-SE0EMFTR supports adjustable VOUT1 from 0.8 V to 4.5 V using an external resistor divider connected to the VFB1/VOUT1 pin. The internal feedback reference is 0.8 V ±2.5%, enabling precise core voltage tuning. Fixed-output variants (e.g., 1.2 V, 1.8 V) are also available, but TC1303B-SE0EMFTR specifically uses the adjustable configuration per its part number suffix.
What is the minimum input voltage required for TC1303B-SE0EMFTR to regulate both outputs?
The minimum input voltage for TC1303B-SE0EMFTR is 2.7 V, but actual minimum depends on output settings: VIN must satisfy VIN ≥ VOUTX + VDROPOUT for both rails. For example, with VOUT1 = 1.8 V (buck) and VOUT2 = 3.3 V (LDO), minimum VIN is max(1.8 V + 0.28 V, 3.3 V + 0.137 V) = 3.437 V. The device includes undervoltage lockout (UVLO) that disables operation below 2.55 V typical.
How does TC1303B-SE0EMFTR manage efficiency across load conditions?
TC1303B-SE0EMFTR automatically transitions between PWM (heavy load) and PFM (light load) modes in its buck stage, maintaining >85% efficiency from 1 mA to 500 mA. At 100 mA load and 3.6 V input, typical efficiency exceeds 90%. The LDO contributes 46 µA quiescent current when active, and combined IQ is 65 µA-enabling multi-day battery life in intermittent-use portable devices.
Is TC1303B-SE0EMFTR pin-compatible with other TC1303 variants?
Yes, TC1303B-SE0EMFTR shares identical 10-pin DFN and MSOP footprints and pin assignments with TC1303A, TC1303C, and TC1304. However, functional differences exist-especially in PG behavior (push-pull vs. open-drain) and shutdown architecture-so firmware and schematic design must align with the specific variant's data sheet. Electrical substitution requires validation of PG timing and shutdown sequencing logic.
TC1303B-SE0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.5V, 500mA
- Voltage/Current - Output 2:
- 2.9V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-SE0EMFTR FAQ
1.How can I place an order for TC1303B-SE0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-SE0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-SE0EMFTR reliable?
The price and inventory of TC1303B-SE0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-SE0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1303B-SE0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-SE0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-SE0EMFTR?
TC1303B-SE0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-SE0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-SE0EMFTR?
For technical support, including TC1303B-SE0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-SE0EMFTR requirements.
6.How does Aetrix verify that TC1303B-SE0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1303B-SE0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-SE0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1303B-SE0EMFTR?
All TC1303B-SE0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-SE0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-SE0EMFTR part is unused and in its original packaging.
Return procedure for TC1303B-SE0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-SE0EMFTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
