Microchip Technology TC1303B-SP0EMFTR
- Part No.:
- TC1303B-SP0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303B-SP0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,302
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-SP0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring specifically of the LDO output. It delivers 94% typical regulation accuracy, 137 mV dropout at 200 mA for VOUT2, and operates across –40°C to +125°C junction temperature. It targets portable battery-powered systems requiring tightly sequenced, low-noise dual-rail supplies - such as USB-powered medical instruments and handheld PDAs.
For engineers reviewing the TC1303B-SP0EMFTR datasheet, TC1303B-SP0EMFTR pinout, TC1303B-SP0EMFTR application, or TC1303B-SP0EMFTR equivalent, key selection criteria include its LDO-monitored PG output, independent SHDN2 control, 2.0 MHz fixed-frequency PWM/PFM transition, 65 µA total quiescent current, and compatibility with 1 µF ceramic output capacitors on both rails.
Technical Context
The TC1303B-SP0EMFTR implements a synchronous buck stage with integrated P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), operating at 2.0 MHz under heavy load and automatically transitioning to PFM mode at light loads to maintain ultra-low IQ. Its LDO stage features internal compensation and supports standard fixed outputs (1.5V/1.8V/2.5V/3.3V) with ±0.3% output voltage tolerance.
Power-good logic is dedicated to VOUT2 regulation, asserting a push-pull PG signal when VOUT2 reaches ≥94% of nominal and deasserting below 92%, with 300 ms delay used for processor reset timing. UVLO (2.55 V typ), thermal shutdown (165°C), and overcurrent protection are embedded across both regulators.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - supports core voltage rail for low-power processors without external current boosting |
| LDO Output Current | 300 mA max - powers I/O, memory, or analog peripherals with minimal board area (1 µF capacitor) |
| PG Monitoring Target | LDO output only - enables reliable reset signaling for systems where auxiliary rail stability is critical |
| Total Quiescent Current | 65 µA typical - extends battery life in always-on or sleep-mode portable devices |
| Operating Junction Temp | –40°C to +125°C - qualified for industrial and automotive-adjacent portable applications |
| Switching Frequency | 2.0 MHz fixed (PWM) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - enables high-efficiency operation even with marginal input headroom |
Pinout & Package
TC1303B-SP0EMFTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-density portable PCB layouts. Pin 1 is SHDN2 (active-high LDO enable), Pin 3 is VOUT2 (LDO output), Pin 4 is PG (push-pull power-good), and Pin 5 is AGND (analog ground reference).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SHDN2 | LDO shutdown control input | Logic-high (>45% VIN) enables VOUT2; independent of buck regulator control |
| 2: VIN2 | LDO input supply | Accepts 2.7–5.5 V; must be short-traced to VIN1 to minimize noise coupling |
| 3: VOUT2 | LDO regulated output | Fixed 3.3 V output (per SP0 suffix); requires ≥1 µF ceramic capacitor to AGND |
| 4: PG | Power-good status output | Push-pull active-high signal indicating VOUT2 ≥94% regulation; 300 ms delay built-in |
| 5: AGND | Analog ground reference | Must connect to clean analog ground plane; separate from PGND for noise isolation |
| 6: PGND | Power ground return | High-current return path for buck switch node; ties to thermal pad for thermal relief |
| 7: LX | Buck switch node | Connects to external inductor; carries high di/dt switching current; requires tight layout |
| 8: VIN1 | Buck input supply | Accepts 2.7–5.5 V; shared source with VIN2 per design note |
| 9: VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 (fixed 1.8 V per SP0 suffix); no external divider needed |
| 10: SHDN1 | Buck shutdown control input | Logic-high (>45% VIN) enables VOUT1; independent of SHDN2 for flexible sequencing |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staggered enable/disable of buck and LDO rails for precise power sequencing |
| Internally compensated LDO | Eliminates need for external compensation network - reduces BOM count and layout complexity |
| Automatic PWM-to-PFM transition | Maintains >90% efficiency at full load and minimizes IQ at light load without firmware or external control |
| Push-pull PG output | Drives reset lines directly without pull-up resistor - simplifies interface to microcontrollers and FPGAs |
| Low-noise buck architecture | 2.0 MHz switching + integrated MOSFETs + small LC filter yields <1.8 µV/√Hz output noise |
Applications
| USB-Powered Medical Devices | Handheld PDAs & Organizers |
|---|---|
Use Scenario: Portable glucose meters and pulse oximeters powered via USB 5 V input. IC Role / Device Role / Timing Role: Dual-rail PMIC providing 1.8 V for MCU core and 3.3 V for sensor interface and display driver. Use Value: 65 µA quiescent current extends battery runtime between charges; PG assertion ensures safe MCU boot after LDO stabilization. | Use Scenario: Compact personal digital assistants with ARM-based SoC and touch controller. IC Role / Device Role / Timing Role: Primary power source delivering sequenced 1.8 V (core) and 3.3 V (I/O) rails with integrated reset timing. Use Value: Independent SHDN1/SHDN2 pins enable controlled wake-up order; 3×3 mm DFN saves space in thin form factors. |
| Portable Computers (Sub-Notebook) | Cellular Phone Peripherals |
Use Scenario: Low-power companion modules (e.g., GPS add-ons) drawing from main battery or USB. IC Role / Device Role / Timing Role: Secondary power manager generating stable auxiliary voltages while minimizing standby drain. Use Value: 137 mV LDO dropout allows operation down to 3.43 V input - critical for brown-out resilience during battery discharge. | Use Scenario: Bluetooth headsets and smart accessories requiring dual regulated supplies from single Li-ion cell. IC Role / Device Role / Timing Role: Single-chip solution replacing discrete buck + LDO + reset IC, reducing component count by ≥3. Use Value: Integrated 300 ms PG delay replaces external RC timer - improves design repeatability and reduces bill-of-materials cost. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16321-330I/MS | Single-output 3.3 V buck (no LDO); no PG monitoring; 1.2 MHz switching | Requires external LDO and reset circuit for dual-rail designs | Choose only if system needs only one regulated rail and can implement PG externally |
| TPS65023RGZR | Triple-output (2 buck + 1 LDO); I²C programmable; 2.25 MHz switching; larger 48-pin QFN | Higher integration but significantly larger footprint and higher complexity | Prefer when dynamic voltage scaling or multi-rail flexibility outweighs size and cost constraints |
Compared with MCP16321-330I/MS and TPS65023RGZR, TC1303B-SP0EMFTR delivers verified dual-rail integration in a 3×3 mm DFN with LDO-specific PG - offering optimal balance of miniaturization, simplicity, and guaranteed reset timing for cost-sensitive portable designs.
Availability
TC1303B-SP0EMFTR is available at Aetrix Electronics and suitable for USB-powered medical devices, handheld PDAs, and portable computers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TC1303B-SP0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The TC1303 family was designed specifically for space-constrained, battery-operated portable electronics needing highly integrated, low-quiescent dual-rail power conversion with deterministic power-good signaling.
FAQ
What output voltages does the TC1303B-SP0EMFTR provide?
The TC1303B-SP0EMFTR provides two fixed output voltages: VOUT1 = 1.8 V (buck regulator) and VOUT2 = 3.3 V (LDO regulator), as indicated by the "SP0" suffix in the part number. Both outputs are factory-configured and require no external feedback resistors. The LDO output is monitored by the power-good (PG) pin, which asserts when VOUT2 reaches ≥94% of 3.3 V.
How does the power-good (PG) function work on the TC1303B-SP0EMFTR?
The TC1303B-SP0EMFTR's PG pin is a push-pull output that monitors only the LDO output (VOUT2). It asserts high when VOUT2 rises above 94% of its nominal value (3.102 V for 3.3 V output) and deasserts when VOUT2 falls below 92% (3.036 V), with built-in 300 ms delay used for processor reset timing. This differs from TC1303A (monitors buck) and TC1303C (monitors both).
Can the TC1303B-SP0EMFTR operate from a single Li-ion battery?
Yes - the TC1303B-SP0EMFTR supports an input voltage range of 2.7 V to 5.5 V, fully covering the discharge curve of a single-cell Li-ion battery (typically 4.2 V fully charged down to ~2.8 V). Its 137 mV LDO dropout at 200 mA ensures stable 3.3 V output until input drops below ~3.43 V, and its 280 mV buck dropout at 500 mA maintains 1.8 V output down to ~2.08 V input.
What is the thermal performance of the TC1303B-SP0EMFTR in its DFN package?
In the 10-lead 3×3 mm DFN package with exposed pad, the TC1303B-SP0EMFTR has a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias. Its thermal shutdown activates at 165°C with 10°C hysteresis, and it is rated for continuous operation up to +125°C junction temperature - making it suitable for thermally dense portable enclosures.
Does the TC1303B-SP0EMFTR require external compensation components?
No - both the buck regulator and LDO in the TC1303B-SP0EMFTR are internally compensated. The buck stage uses integrated MOSFETs and fixed-frequency control to eliminate need for external loop compensation. The LDO requires only a 1 µF ceramic output capacitor on VOUT2 and does not need additional RC networks or feedforward capacitors, simplifying layout and reducing BOM count.
TC1303B-SP0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.5V, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303B-SP0EMFTR FAQ
1.How can I place an order for TC1303B-SP0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-SP0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-SP0EMFTR reliable?
The price and inventory of TC1303B-SP0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-SP0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1303B-SP0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-SP0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-SP0EMFTR?
TC1303B-SP0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-SP0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-SP0EMFTR?
For technical support, including TC1303B-SP0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-SP0EMFTR requirements.
6.How does Aetrix verify that TC1303B-SP0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1303B-SP0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-SP0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1303B-SP0EMFTR?
All TC1303B-SP0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-SP0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-SP0EMFTR part is unused and in its original packaging.
Return procedure for TC1303B-SP0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-SP0EMFTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

