Microchip Technology TC1303B-ZS0EUNTR
- Part No.:
- TC1303B-ZS0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303B-ZS0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,146
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303B-ZS0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with the power-good (PG) output monitoring only the LDO output (VOUT2). It delivers 1.8 V at 500 mA and 3.3 V at 300 mA from a 2.7–5.5 V input, features 65 µA typical quiescent current, 2.0 MHz fixed-frequency PWM operation, and operates across –40°C to +125°C junction temperature. It targets space-constrained portable electronics requiring tightly regulated dual supplies.
For engineers reviewing the TC1303B-ZS0EUNTR datasheet, TC1303B-ZS0EUNTR pinout, TC1303B-ZS0EUNTR application, or TC1303B-ZS0EUNTR equivalent, key selection criteria include its LDO-monitored PG function, independent shutdown control for each regulator, internal compensation, 137 mV typical dropout at 200 mA on VOUT2, and compatibility with 1 µF ceramic output capacitors on the LDO rail.
Technical Context
The TC1303B-ZS0EUNTR implements a synchronous buck stage with PFM/PWM auto-transition and an independently controlled LDO stage, both internally compensated. Its PG output is a push-pull signal tied exclusively to VOUT2 regulation status, with 94% threshold high and 89% threshold low relative to VOUT2, plus 300 ms active delay - optimized for processor reset timing in battery-powered systems.
It supports adjustable (0.8–4.5 V) or fixed VOUT1 outputs (e.g., 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V) and fixed VOUT2 outputs (1.5 V, 1.8 V, 2.5 V, 3.3 V); the ZS0EUNTR variant is factory-configured for VOUT1 = 1.8 V and VOUT2 = 3.3 V in a 10-pin 3×3 mm DFN package with exposed thermal pad.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VOUT1 | 1.8 V fixed output; enables core voltage supply for low-power microcontrollers and SoCs. |
| VOUT2 | 3.3 V fixed output; powers I/O peripherals, sensors, or USB interface circuitry. |
| IOUT1 Max | 500 mA; sufficient for modern ARM Cortex-M cores and FPGA configuration rails. |
| IOUT2 Max | 300 mA; supports multiple digital peripherals without external boost stages. |
| Quiescent Current | 65 µA typical; extends battery life in always-on or sleep-mode applications. |
| PG Monitoring | LDO-only (VOUT2); ensures system reset occurs only when auxiliary rail is stable. |
| Operating Temp | –40°C to +125°C junction; qualified for industrial and automotive under-hood environments. |
Pinout & Package
TC1303B-ZS0EUNTR is housed in a thermally enhanced 10-pin 3×3 mm DFN package (EP = exposed pad connected to AGND). The pinout reflects dedicated, non-multiplexed functions with strict separation between buck and LDO control paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown input | Active-high logic (>45% VIN); enables independent LDO disable for dynamic power gating. |
| 2 VIN2 | LDO input supply | Accepts 2.7–5.5 V; must be short-traced to VIN1 to minimize noise coupling into analog ground. |
| 3 VOUT2 | LDO regulated output | 3.3 V fixed; requires ≥1 µF ceramic capacitor to AGND for stability and transient response. |
| 4 PG | Power-good indicator | Push-pull output asserting high when VOUT2 reaches 94% of nominal; drives processor RESET directly. |
| 5 AGND | Analog ground reference | Separate low-impedance return for feedback and sensing; must be isolated from PGND until single-point tie. |
| 6 PGND | Power ground return | High-current return path for buck switch node; connects to LX and VIN1 return. |
| 7 LX | Buck switch node | Connects to external 4.7 µH inductor; switching waveform at 2.0 MHz with <280 mV dropout at full load. |
| 8 VIN1 | Buck input supply | Accepts 2.7–5.5 V; shares input source with VIN2 but routed separately for EMI control. |
| 9 SHDN1 | Buck shutdown input | Active-high logic (>45% VIN); allows independent buck disable while LDO remains active. |
| 10 VFB1/VOUT1 | Buck feedback/output | Fixed 1.8 V output; no external divider needed; connects directly to load or decoupling cap. |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow granular power sequencing - e.g., keep LDO active during buck sleep for real-time clock backup. |
| Internally compensated regulators | Eliminates external compensation components; reduces BOM count and layout area for both buck and LDO loops. |
| PFM/PWM auto-transition | Maintains >90% efficiency at heavy loads and drops IQ to 38 µA (buck only) at light loads - critical for battery runtime. |
| LDO dropout voltage | 137 mV typical at 200 mA; enables 3.3 V output from 3.437 V minimum input - ideal for single-cell Li-ion systems. |
| Thermal & protection suite | Includes UVLO (2.55 V nominal), overtemperature shutdown (165°C), and short-circuit limiting on both outputs. |
Applications
| Handheld Medical Instruments | USB-Powered Devices |
|---|---|
Use Scenario: Portable glucose meters and pulse oximeters operating from coin-cell or single Li-ion batteries. IC Role / Device Role / Timing Role: Dual-rail power manager providing 1.8 V for MCU core and 3.3 V for analog front-end and display driver. Use Value: 65 µA quiescent current extends battery life beyond 1 year in standby; LDO-monitored PG ensures reliable sensor initialization before measurement. | Use Scenario: USB bus-powered hubs, dongles, and HID peripherals drawing ≤500 mA from 5 V USB port. IC Role / Device Role / Timing Role: Generates clean 1.8 V core and 3.3 V I/O rails from noisy 5 V USB input; PG asserts after 300 ms to synchronize firmware boot. Use Value: 2.0 MHz switching minimizes inductor size (<2 mm × 2 mm); internal compensation eliminates tuning effort for USB EMI compliance. |
| Portable Computers | Cellular Phones |
Use Scenario: Sub-notebooks and 2-in-1 tablets using hybrid power architectures with discrete PMICs. IC Role / Device Role / Timing Role: Supplies secondary voltage domains (e.g., camera ISP, audio codec) with independent enable control via SHDN1/SHDN2. Use Value: Independent shutdown allows selective domain power-down without affecting system memory retention powered by separate LDO. | Use Scenario: Feature phones and entry-level smartphones with cost-sensitive, compact power trees. IC Role / Device Role / Timing Role: Primary dual-output regulator for application processor core (1.8 V) and RF transceiver bias (3.3 V). Use Value: 10-pin DFN (3×3 mm) saves >30% board area vs. discrete buck+LDO solutions; push-pull PG drives baseband reset without pull-up resistor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-ZS0EUNTR | Monitors both VOUT1 and VOUT2 for PG assertion; same pinout and electrical specs otherwise. | Required where system reset must wait for stability of both core and I/O rails. | Select when coordinated power-rail validation is mandatory - e.g., FPGA configuration with dependent logic and I/O banks. |
| TPS62231DRYR | Single-output 600 mA buck only; no integrated LDO or PG; 2.25–6.5 V input; 3 MHz switching. | Requires external LDO and supervisor for dual-rail, PG-enabled designs. | Choose when higher switching frequency or wider input range is prioritized over integration and footprint savings. |
Compared with TC1303C-ZS0EUNTR, TC1303B-ZS0EUNTR simplifies reset sequencing by tying PG solely to VOUT2, reducing dependency on buck startup time; versus TPS62231DRYR, it delivers full dual-rail integration in half the PCB area but trades off input voltage flexibility and peak efficiency at ultra-light loads.
Availability
TC1303B-ZS0EUNTR is available at Aetrix Electronics and suitable for handheld medical instruments, USB-powered devices, and portable computers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TC1303B-ZS0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, headquartered in Chandler, Arizona.
The TC1303 family was designed specifically for space-constrained, battery-operated applications needing highly integrated, low-quiescent dual-rail power conversion - emphasizing minimal external components, robust thermal performance, and precise power-good timing.
FAQ
What output voltages does the TC1303B-ZS0EUNTR provide?
The TC1303B-ZS0EUNTR is factory-configured with a fixed 1.8 V output on VOUT1 (buck regulator) and a fixed 3.3 V output on VOUT2 (LDO). These values are laser-trimmed during manufacturing and cannot be adjusted externally. Both outputs are internally compensated and require only standard ceramic capacitors for stable operation - no resistive feedback network is needed for the TC1303B-ZS0EUNTR.
How does the power-good (PG) output behave on the TC1303B-ZS0EUNTR?
The TC1303B-ZS0EUNTR features a push-pull PG output that monitors only the LDO output (VOUT2). It asserts high when VOUT2 reaches 94% of its nominal value and deasserts when VOUT2 falls below 89%. A built-in 300 ms delay ensures stable rail establishment before enabling downstream logic. This behavior is distinct from TC1303A (PG monitors buck only) and TC1303C (PG monitors both rails), making the TC1303B-ZS0EUNTR optimal for systems where LDO stability dictates safe operation.
Can the TC1303B-ZS0EUNTR operate from a single Li-ion cell?
Yes - the TC1303B-ZS0EUNTR supports input voltages from 2.7 V to 5.5 V, fully covering the discharge curve of a single Li-ion cell (typically 4.2 V down to ~2.8 V). Its 137 mV typical dropout on VOUT2 enables reliable 3.3 V output even at end-of-discharge, and the 1.8 V buck output maintains regulation with >280 mV headroom at 500 mA. Undervoltage lockout activates at 2.55 V nominal, preventing brownout operation.
What package type and thermal characteristics apply to the TC1303B-ZS0EUNTR?
The TC1303B-ZS0EUNTR uses a 10-pin 3×3 mm DFN package with an exposed thermal pad (EP) that must be soldered to AGND for optimal thermal performance. Its junction-to-ambient thermal resistance (θJA) is 41°C/W on a typical 4-layer board with internal ground plane and two vias under the EP. This allows continuous 500 mA buck output at ambient temperatures up to +85°C without forced airflow - verified per Microchip's DS21949C characterization.
Does the TC1303B-ZS0EUNTR require external compensation components?
No - both the buck regulator and LDO in the TC1303B-ZS0EUNTR are fully internally compensated. This eliminates the need for external compensation capacitors or resistors on either control loop, reducing bill-of-materials cost and PCB area. The design achieves stable operation with only the recommended input and output ceramic capacitors (4.7 µF on VIN, 4.7 µF on VOUT1, 1 µF on VOUT2), as validated in Microchip's typical application circuits for the TC1303B-ZS0EUNTR.
TC1303B-ZS0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303B-ZS0EUNTR FAQ
1.How can I place an order for TC1303B-ZS0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303B-ZS0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303B-ZS0EUNTR reliable?
The price and inventory of TC1303B-ZS0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303B-ZS0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1303B-ZS0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303B-ZS0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303B-ZS0EUNTR?
TC1303B-ZS0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303B-ZS0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303B-ZS0EUNTR?
For technical support, including TC1303B-ZS0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303B-ZS0EUNTR requirements.
6.How does Aetrix verify that TC1303B-ZS0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1303B-ZS0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303B-ZS0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1303B-ZS0EUNTR?
All TC1303B-ZS0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303B-ZS0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303B-ZS0EUNTR part is unused and in its original packaging.
Return procedure for TC1303B-ZS0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303B-ZS0EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

