My Inquiry
My Account
Microchip Technology TC1303C-1I0EMF
- Part No.:
- TC1303C-1I0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303C-1I0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,837
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-1I0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs. It delivers 90% typical efficiency at 2.0 MHz switching frequency, features 65 µA total quiescent current, and supports -40°C to +125°C operation in a 10-pin 3×3 mm DFN package. It is used in portable medical instruments requiring sequenced dual-rail power with processor reset signaling.
For engineers reviewing the TC1303C-1I0EMF datasheet, TC1303C-1I0EMF pinout, TC1303C-1I0EMF application, or TC1303C-1I0EMF equivalent, key selection criteria include independent shutdown control for each regulator, 300 ms power-good delay for reliable reset timing, adjustable or fixed VOUT1 (0.8–4.5 V), fixed VOUT2 (1.5/1.8/2.5/3.3 V), and thermal/UVLO/short-circuit protection.
Technical Context
The TC1303C-1I0EMF implements a fixed-frequency PWM buck stage with automatic transition to PFM mode under light load to minimize quiescent current, while its LDO uses internal compensation and requires only a single 1 µF ceramic output capacitor. Both regulators are internally compensated and share independent enable inputs (SHDN1, SHDN2).
Its power-good (PG) output is an open-drain signal that asserts after both VOUT1 and VOUT2 reach ≥94% of regulation, with 300 ms delay - specifically designed to drive processor RESET lines. The device monitors both outputs simultaneously, distinguishing it from TC1303A (buck-only PG) and TC1303B (LDO-only PG).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V input without external pre-regulation |
| Buck Output Current | 500 mA max - sufficient for core logic or microcontroller supply rails in handheld devices |
| LDO Output Current | 300 mA max - powers analog peripherals, sensors, or I/O interfaces with low noise |
| Quiescent Current | 65 µA typical - enables multi-week battery life in always-on portable medical instrumentation |
| Switching Frequency | 2.0 MHz fixed - allows use of compact 4.7 µH inductors and reduces EMI filtering footprint |
| Power-Good Delay | 300 ms - provides stable reset assertion time for ARM Cortex-M or similar processors |
| Operating Temperature | -40°C to +125°C junction - qualified for industrial and extended-temperature medical applications |
Pinout & Package
TC1303C-1I0EMF is housed in a thermally enhanced 10-pin 3×3 mm DFN package (exposed pad tied to AGND). Pinout is identical to TC1303A/B/C variants per DS21949C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown control input | Active-low logic input; <15% VIN disables VOUT2, enabling precise auxiliary rail sequencing |
| 2 VIN2 | LDO input supply | Accepts same input as VIN1 (2.7–5.5 V); must be routed with minimal trace length to reduce noise coupling |
| 3 VOUT2 | LDO regulated output | Fixed 1.5/1.8/2.5/3.3 V output; requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 PG | Power-good open-drain output | Asserts low when both VOUT1 and VOUT2 are within 94% of target; pulls up externally for processor RESET |
| 5 AGND | Analog ground reference | Must connect to clean analog ground plane; separate from PGND to minimize switching noise injection |
| 6 PGND | Power ground return | High-current return path for buck switch node; requires low-inductance connection to input capacitor |
| 7 LX | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout to minimize EMI and voltage spikes |
| 8 VIN1 | Buck input supply | Main input for buck stage; shared with VIN2 in most designs; decoupled with ≥4.7 µF ceramic capacitor |
| 9 SHDN1 | Buck shutdown control input | Active-low logic input; <15% VIN disables VOUT1 independently, enabling flexible power sequencing |
| 10 VFB1/VOUT1 | Buck feedback or output | Configurable: connects to resistor divider for adjustable VOUT1 (0.8–4.5 V), or directly to VOUT1 for fixed options |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staggered enable/disable of buck and LDO rails - critical for low-power sleep modes in PDAs and medical monitors |
| Both outputs internally compensated | Eliminates need for external compensation components - reduces BOM count and board area in space-constrained handhelds |
| Low dropout voltage (137 mV @ 200 mA) | Enables high-efficiency LDO operation even with small VIN–VOUT differentials - extends battery runtime in 3.3 V → 2.5 V biasing |
| 2.0 MHz fixed-frequency PWM | Permits use of sub-5 mm inductors and minimizes output capacitor size - essential for ultra-thin cellular phone and organizer designs |
| Open-drain PG monitoring both outputs | Single reset signal confirms system readiness across dual rails - simplifies firmware initialization and improves reliability over discrete monitoring |
Applications
| Portable Medical Instruments | USB-Powered Devices |
|---|---|
Use Scenario: Battery-powered glucose meters and pulse oximeters requiring stable dual-rail power (e.g., 1.8 V MCU core + 3.3 V sensor interface) with guaranteed reset timing. IC Role / Device Role / Timing Role: Dual-output PMIC providing regulated VDD_CORE and VDD_IO, with PG output driving microcontroller RESET after both rails stabilize. Use Value: 65 µA quiescent current extends single-CR2032 battery life beyond 6 months in standby; 300 ms PG delay ensures deterministic boot sequence. | Use Scenario: USB bus-powered diagnostic dongles drawing power directly from 5 V USB port while generating lower internal rails. IC Role / Device Role / Timing Role: Primary power converter stepping 5 V USB down to 3.3 V (buck) and 1.8 V (LDO) for mixed-signal SoC operation. Use Value: 2.0 MHz switching avoids USB 1.5 MHz harmonics; integrated UVLO prevents brownout during USB hot-plug events. |
| Cellular Phones | Handheld Organizers and PDAs |
Use Scenario: Multi-voltage RF front-end and baseband subsystems in legacy 2G/3G handsets where space and efficiency are critical. IC Role / Device Role / Timing Role: Supplies 2.5 V RF amplifier bias and 1.2 V processor core from single Li-ion cell (2.7–4.2 V). Use Value: 90% peak buck efficiency at 500 mA reduces thermal load; 137 mV LDO dropout preserves headroom at end-of-discharge. | Use Scenario: Legacy PDA platforms with ARM9-based SoCs needing tightly regulated 1.5 V core and 3.3 V peripheral rails. IC Role / Device Role / Timing Role: Dual-output regulator delivering sequenced startup: LDO first (for I/O), then buck (for core), synchronized via SHDN1/SHDN2 control. Use Value: Independent shutdown pins enable dynamic rail gating during suspend/resume - cutting system leakage by >95%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16311-H/DC | Single 1.2 A buck + 300 mA LDO; higher buck current but no independent LDO shutdown; 1.2 MHz switching | Targets higher-power applications (e.g., tablets); lacks TC1303C's 300 ms PG delay and dual-rail monitoring | Select when >500 mA buck current is required and PG timing flexibility is secondary |
| TPS65023RSBR | Triple-output PMIC (2 buck + 1 LDO); 2.25 MHz switching; I²C programmable; larger 4×4 mm QFN | Used in OMAP/ARM-based embedded systems; adds I²C control and extra rail - overkill for simple dual-rail needs | Select when system requires programmable voltage sequencing or additional power rails beyond two |
Compared with MCP16311-H/DC and TPS65023RSBR, TC1303C-1I0EMF offers the smallest footprint (3×3 mm), lowest quiescent current (65 µA), and unique dual-output power-good monitoring - making it optimal for cost- and space-sensitive portable medical and USB devices where simplicity and reliability are prioritized over programmability or higher current.
Availability
TC1303C-1I0EMF is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered diagnostic tools, and handheld organizers requiring stable component supply with guaranteed long-term availability and full traceability.
Supply support for TC1303C-1I0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, and Flash-IP solutions, with deep expertise in power management ICs for portable and industrial applications.
The TC1303 family was designed specifically for space-constrained, battery-operated devices requiring highly integrated dual-rail power with minimal external components and robust protection features.
FAQ
What output voltages does TC1303C-1I0EMF support?
TC1303C-1I0EMF supports an adjustable buck output (VOUT1) from 0.8 V to 4.5 V via external feedback resistors, and fixed LDO outputs (VOUT2) of 1.5 V, 1.8 V, 2.5 V, or 3.3 V - determined by factory configuration. The specific variant TC1303C-1I0EMF is a fixed-output version with VOUT1 = 1.8 V and VOUT2 = 3.3 V, as indicated by the "1I0" suffix per Microchip's ordering guide.
How does the power-good (PG) function work on TC1303C-1I0EMF?
The PG pin on TC1303C-1I0EMF is an open-drain output that goes low only after both VOUT1 and VOUT2 reach ≥94% of their nominal values, with a guaranteed 300 ms delay. This dual-rail monitoring ensures system-level readiness before releasing processor RESET - a key differentiator from TC1303A (buck-only PG) and TC1303B (LDO-only PG).
Can TC1303C-1I0EMF operate from a single Li-ion cell?
Yes, TC1303C-1I0EMF operates from 2.7 V to 5.5 V input, fully covering the discharge range of a single Li-ion cell (2.7–4.2 V). Its 137 mV LDO dropout at 200 mA and 280 mV buck dropout at 500 mA ensure stable regulation even at end-of-discharge, making it ideal for battery-powered portable medical instruments.
What is the thermal performance of TC1303C-1I0EMF in the 3×3 mm DFN package?
In the 10-pin 3×3 mm DFN package with exposed pad soldered to AGND, TC1303C-1I0EMF has a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias. This enables continuous 500 mA buck output at ambient temperatures up to +85°C without forced airflow.
Does TC1303C-1I0EMF require external compensation components?
No, TC1303C-1I0EMF features both regulators internally compensated - neither the buck nor LDO stages require external compensation capacitors or resistors. This reduces bill-of-materials cost and PCB area, and eliminates tuning effort during design-in, especially valuable in high-volume portable consumer applications.
TC1303C-1I0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 3.3V, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303C-1I0EMF FAQ
1.How can I place an order for TC1303C-1I0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-1I0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-1I0EMF reliable?
The price and inventory of TC1303C-1I0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-1I0EMF is usually 5 days.
3.What payment methods are accepted for TC1303C-1I0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-1I0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-1I0EMF?
TC1303C-1I0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-1I0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-1I0EMF?
For technical support, including TC1303C-1I0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-1I0EMF requirements.
6.How does Aetrix verify that TC1303C-1I0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303C-1I0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-1I0EMF meets industry standards.
7.What is the process for return or replacement of TC1303C-1I0EMF?
All TC1303C-1I0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-1I0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-1I0EMF part is unused and in its original packaging.
Return procedure for TC1303C-1I0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-1I0EMF Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
