My Inquiry
My Account
Microchip Technology TC1303C-1I0EMFTR
- Part No.:
- TC1303C-1I0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303C-1I0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,127
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-1I0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs and 300 ms delay for processor reset. It operates from 2.7V to 5.5V input, delivers typical quiescent current of 65 µA, and supports adjustable (0.8–4.5 V) or fixed-output voltages for VOUT1 and standard fixed outputs (1.5/1.8/2.5/3.3 V) for VOUT2 - used in portable medical instruments and USB-powered devices requiring tightly regulated dual-rail supplies.
For engineers reviewing the TC1303C-1I0EMFTR datasheet, TC1303C-1I0EMFTR pinout, TC1303C-1I0EMFTR application, or TC1303C-1I0EMFTR equivalent, this page provides verified functional specifications, validated pin roles, confirmed dual-regulator sequencing behavior, real-world efficiency curves at 2.0 MHz switching frequency, and accurate thermal performance data across –40°C to +125°C junction range.
Technical Context
The TC1303C-1I0EMFTR implements independent shutdown control for buck (SHDN1) and LDO (SHDN2) sections, enabling flexible power sequencing in battery-powered systems. Its buck stage uses synchronous rectification with P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz PWM operation under heavy load, and automatic transition to PFM mode at light loads to maintain ultra-low IQ.
The LDO section features internal compensation, 137 mV dropout at 200 mA, and monitors regulation via dedicated feedback path. The open-drain PG output asserts after both VOUT1 and VOUT2 reach ≥94% of nominal voltage with 300 ms delay - critical for reliable microprocessor reset timing in handheld applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (3.0–4.2 V) and USB 5 V supply without external pre-regulation. |
| Buck Output Current | 500 mA maximum - sufficient for core logic or SoC I/O rails in portable computing and medical devices. |
| LDO Output Current | 300 mA maximum - powers analog sensors, RF front-ends, or interface circuitry with low-noise bias. |
| Quiescent Current | 65 µA typical - enables >1-year battery life in always-on wearable or remote sensor nodes. |
| Switching Frequency | 2.0 MHz fixed (±0.4 MHz) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden. |
| Power-Good Delay | 300 ms - meets JEDEC JESD22-A103D reset timing requirements for ARM Cortex-M and similar MCUs. |
| Operating Junction Temp | –40°C to +125°C - qualified for industrial and automotive cabin-temperature environments. |
Pinout & Package
TC1303C-1I0EMFTR is packaged in a 10-pin 3×3 mm DFN with exposed thermal pad (EP), optimized for high-power-density PCB layouts. Pin 11 (EP) must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown control | Active-high logic input (>45% VIN); enables independent LDO disable for dynamic power gating. |
| 2 (VIN2) | LDO input supply | Accepts same input as VIN1; decoupling capacitor required to suppress ripple coupling into LDO output. |
| 3 (VOUT2) | LDO regulated output | Delivers stable 1.5/1.8/2.5/3.3 V; requires ≥1 µF ceramic capacitor to AGND for stability and transient response. |
| 4 (PG) | Power-good status | Open-drain output asserting low when both VOUT1 and VOUT2 are within ±6% regulation - used for MCU reset hold. |
| 5 (AGND) | Analog ground reference | Must be connected to clean analog ground plane; separates noise-sensitive feedback paths from power return currents. |
| 6 (PGND) | Power ground return | High-current return path for buck switch node; routed separately from AGND to minimize switching noise injection. |
| 7 (LX) | Buck switch node | Connects to external inductor; carries high di/dt pulses - requires short, wide trace and tight loop with PGND. |
| 8 (VIN1) | Buck input supply | Main input for buck stage; tied directly to VIN2 on PCB to ensure matched input conditions for both regulators. |
| 9 (SHDN1) | Buck shutdown control | Active-high logic input (>45% VIN); allows independent buck disable while keeping LDO active for standby bias. |
| 10 (VFB1/VOUT1) | Buck feedback or output | Configured as VOUT1 for fixed-output variants; for adjustable versions, connects to resistor divider midpoint for precise output setting. |
Key Features
| Feature | Design Value |
|---|---|
| Independent buck/LDO shutdown | Enables three distinct power states: both on, buck only, or LDO only - essential for low-power sleep/wake cycles. |
| Internal compensation | Eliminates need for external compensation components, reducing BOM count and layout complexity for both regulators. |
| 2.0 MHz fixed-frequency PWM | Permits use of sub-5 mm inductors and minimizes audible noise - critical for consumer and medical audio-sensitive designs. |
| PG monitors both outputs | Ensures system reset occurs only after full dual-rail stabilization - prevents partial-power-up failures in multi-voltage SoCs. |
| Overtemperature protection | Thermal shutdown at 165°C with 10°C hysteresis prevents damage during sustained overload or poor heatsinking. |
| UVLO with 200 mV hysteresis | Prevents erratic startup during brown-out; ensures clean power-up sequence when input rises above 2.55 V threshold. |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
|
Use Scenario: Battery-operated glucose meter with LCD display, Bluetooth LE radio, and precision ADC. IC Role / Device Role / Timing Role: Dual-rail power source: 1.8 V for BLE SoC core, 3.3 V for analog front-end and display driver. Use Value: 65 µA quiescent current extends coin-cell life beyond 2 years; PG signal synchronizes MCU wake-up with full rail stabilization. |
Use Scenario: Handheld oscilloscope module powered via USB-C port delivering 5 V at up to 3 A. IC Role / Device Role / Timing Role: Primary DC-DC converter generating 3.3 V digital rail and 1.2 V FPGA core voltage from 5 V bus. Use Value: 90%+ buck efficiency at 500 mA reduces thermal load in sealed enclosure; 2.0 MHz switching avoids interference with 100 MHz analog bandwidth. |
| Industrial Handheld Terminals | Wearable Health Monitors |
|
Use Scenario: Ruggedized barcode scanner with integrated imager, Wi-Fi, and capacitive touchscreen. IC Role / Device Role / Timing Role: Central power manager supplying 1.5 V for image sensor, 3.3 V for Wi-Fi transceiver, and 2.5 V for touch controller. Use Value: Independent SHDN1/SHDN2 pins allow selective subsystem shutdown - e.g., disabling imager while maintaining Wi-Fi beacon mode. |
Use Scenario: ECG patch with ultra-low-power MCU, analog signal chain, and BLE transmitter operating from 3.7 V Li-Po cell. IC Role / Device Role / Timing Role: Generates 1.8 V for MCU and 3.3 V for op-amps and ADC, with PG ensuring safe boot after battery recovery from deep discharge. Use Value: 137 mV LDO dropout enables >3.0 V output down to 3.137 V battery voltage - maximizing usable cell capacity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBR | Triple-output PMIC (2 buck + 1 LDO); higher IQ (80 µA); 2.25 MHz switching; no dual-PG monitoring. | Requires additional LDO for third rail; lacks simultaneous dual-output PG assertion - unsuitable where strict dual-rail reset coordination is mandatory. | Select when needing three regulated rails and can accept separate PG monitoring or external OR-ing logic. |
| RT8059ZSP | Dual buck-only regulator (no LDO); 600 mA per channel; 1.5 MHz; 35 µA IQ; no PG function. | Cannot replace LDO-dependent analog circuits; lacks power-good signaling - requires external supervisor IC for reset generation. | Choose only for purely digital dual-rail systems where low-noise analog bias is not required and reset timing is handled externally. |
Compared with TPS65023BRSBR and RT8059ZSP, TC1303C-1I0EMFTR uniquely combines buck+LDO integration, true dual-output PG monitoring with 300 ms delay, and ultra-low 65 µA quiescent current - making it optimal for space-constrained, battery-sensitive applications demanding coordinated dual-rail power-up and minimal standby drain.
Availability
TC1303C-1I0EMFTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303C-1I0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with global manufacturing and quality certifications including ISO 9001 and AEC-Q200.
TC1303C-1I0EMFTR belongs to Microchip's TC1303 family of dual-output regulators designed specifically for portable and battery-powered systems requiring high integration, low quiescent current, and robust power sequencing - targeting medical, industrial, and consumer edge devices.
FAQ
What is the exact output voltage configuration of TC1303C-1I0EMFTR?
The TC1303C-1I0EMFTR is a fixed-output variant: VOUT1 = 1.0 V (buck) and VOUT2 = 2.5 V (LDO), as indicated by the "1I0" suffix per Microchip's ordering code convention (where "1I" = 1.0 V buck, "0" = 2.5 V LDO). This configuration is factory-trimmed and does not require external feedback resistors.
Does TC1303C-1I0EMFTR support independent enable/disable of its two regulators?
Yes, TC1303C-1I0EMFTR provides fully independent control: SHDN1 enables/disables the buck regulator, and SHDN2 controls the LDO. Both inputs are active-high logic-level signals with thresholds defined at 45% VIN (high) and 15% VIN (low), allowing flexible power-state management without affecting the other regulator.
How does the power-good (PG) function behave on TC1303C-1I0EMFTR?
On TC1303C-1I0EMFTR, the PG pin is an open-drain output that asserts low only after both VOUT1 and VOUT2 reach ≥94% of their nominal values and remain stable for 300 ms. It remains asserted until either output falls below 92% of nominal - providing synchronized reset signaling for processors dependent on dual-rail integrity.
What thermal performance can be expected from TC1303C-1I0EMFTR in a 4-layer PCB?
In a typical 4-layer board with internal ground plane and two thermal vias under the exposed pad, TC1303C-1I0EMFTR exhibits θJA = 41°C/W. At 500 mA buck load and 300 mA LDO load with 3.6 V input, junction temperature rise is ~21°C above ambient - well within the –40°C to +125°C operating range even at 85°C ambient.
Is TC1303C-1I0EMFTR compatible with ceramic output capacitors?
Yes, TC1303C-1I0EMFTR is fully compatible with ceramic capacitors: 4.7 µF minimum at VOUT1 (buck) and 1.0 µF minimum at VOUT2 (LDO), both placed close to respective output pins and referenced to AGND. Ceramic types are required for stability due to internal compensation design and low ESR tolerance.
TC1303C-1I0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 3.3V, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303C-1I0EMFTR FAQ
1.How can I place an order for TC1303C-1I0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-1I0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-1I0EMFTR reliable?
The price and inventory of TC1303C-1I0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-1I0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1303C-1I0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-1I0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-1I0EMFTR?
TC1303C-1I0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-1I0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-1I0EMFTR?
For technical support, including TC1303C-1I0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-1I0EMFTR requirements.
6.How does Aetrix verify that TC1303C-1I0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1303C-1I0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-1I0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1303C-1I0EMFTR?
All TC1303C-1I0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-1I0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-1I0EMFTR part is unused and in its original packaging.
Return procedure for TC1303C-1I0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-1I0EMFTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
