Microchip Technology TC1303C-PA0EMF
- Part No.:
- TC1303C-PA0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303C-PA0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,853
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-PA0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs. It delivers 1.8 V @ 500 mA (VOUT1) and 3.3 V @ 300 mA (VOUT2) from a 2.7–5.5 V input, features 2.0 MHz fixed-frequency PWM operation, 65 µA typical quiescent current, and operates across –40°C to +125°C for portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303C-PA0EMF datasheet, TC1303C-PA0EMF pinout, TC1303C-PA0EMF application, or TC1303C-PA0EMF equivalent, key selection criteria include independent shutdown control per rail, simultaneous PG monitoring of buck and LDO outputs, 137 mV LDO dropout at 200 mA, internal compensation, and DFN/MSOP package compatibility with space-constrained battery-powered designs.
Technical Context
The TC1303C-PA0EMF implements a synchronous buck stage with PFM/PWM auto-transition and an independently controlled LDO stage, both internally compensated and sharing a common AGND reference. Its power-good circuit monitors regulation status of both VOUT1 and VOUT2 with a 300 ms delay, enabling reliable processor reset sequencing in dual-rail systems.
It supports adjustable (0.8–4.5 V) or fixed-output configurations for VOUT1 and standard fixed outputs (1.5 V, 1.8 V, 2.5 V, 3.3 V) for VOUT2. Shutdown logic is independent per regulator (SHDN1 for buck, SHDN2 for LDO), and UVLO triggers at 2.55 V nominal with 200 mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V supply without external pre-regulation |
| Buck Output Current | 500 mA max - sufficient for core voltage of low-power microcontrollers and FPGAs |
| LDO Output Current | 300 mA max - powers I/O rails, sensors, or communication interfaces with low noise |
| Quiescent Current | 65 µA typical - enables multi-week battery life in always-on portable instrumentation |
| Power-Good Monitoring | Monitors both VOUT1 and VOUT2 with 94% threshold and 300 ms delay - ensures safe processor boot and reset assertion |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - allows operation down to ~3.44 V input for 3.3 V output, maximizing battery utilization |
| Switching Frequency | 2.0 MHz fixed (±0.4 MHz) - permits use of compact 4.7 µH inductors and reduces EMI filtering burden |
Pinout & Package
TC1303C-PA0EMF is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for thermal performance and board area efficiency in handheld applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1: SHDN2 | LDO shutdown control | Active-high logic input (>45% VIN); enables independent LDO disable for dynamic power gating |
| 2: VIN2 | LDO input supply | Accepts same input as VIN1 (buck input); must be routed with minimal trace length to reduce noise coupling |
| 3: VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per PA0EMF suffix); requires ≥1 µF ceramic capacitor to AGND for stability |
| 4: PG | Power-good indicator | Open-drain output asserting low when both VOUT1 and VOUT2 are within ±6% regulation; pulls up externally for reset generation |
| 5: AGND | Analog ground reference | Must connect to dedicated analog ground plane; separate from PGND to minimize switching noise injection into LDO |
| 6: PGND | Power ground return | High-current return path for buck switch node; requires low-inductance connection to input/output capacitors |
| 7: LX | Buck switch node | Connects to external inductor; carries high di/dt; layout critical to minimize EMI and voltage spikes |
| 8: VIN1 | Buck input supply | Primary input for synchronous buck stage; shares source with VIN2 but routed separately for optimal decoupling |
| 9: SHDN1 | Buck shutdown control | Active-high logic input (>45% VIN); allows independent buck disable while LDO remains active |
| 10: VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 for fixed-output variants (e.g., PA0EMF = 1.8 V); connects directly to output for regulation sensing |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown per regulator | Enables granular power sequencing-e.g., keep LDO active for RTC while shutting down buck during sleep |
| Simultaneous dual-rail power-good monitoring | Ensures system reset only after both core (1.8 V) and I/O (3.3 V) rails are stable, preventing partial initialization faults |
| Internal compensation for both regulators | Eliminates need for external compensation networks-reduces BOM count and layout complexity |
| PFM-to-PWM auto-transition | Maintains >85% efficiency down to 1 mA load without manual mode control or additional circuitry |
| Overtemperature and short-circuit protection | Thermal shutdown at 165°C with 10°C hysteresis prevents damage during sustained overload or poor heatsinking |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-operated glucose meter with MCU core and analog front-end. IC Role / Device Role / Timing Role: Dual-rail power source delivering 1.8 V to ARM Cortex-M0+ core and 3.3 V to ADC/reference/buffer stages. Use Value: 65 µA quiescent current extends shelf life; simultaneous PG ensures deterministic boot before sensor sampling begins. | Use Scenario: Handheld oscilloscope module powered via USB 5 V. IC Role / Device Role / Timing Role: Primary DC-DC converter generating clean 1.8 V digital rail and low-noise 3.3 V analog rail from shared USB input. Use Value: 137 mV LDO dropout preserves headroom for full USB voltage range (4.75–5.25 V); 2.0 MHz switching minimizes inductor size for pocket-sized form factor. |
| Industrial Handheld Terminals | Wearable Health Monitors |
Use Scenario: Rugged barcode scanner with Bluetooth LE and display backlight. IC Role / Device Role / Timing Role: Power manager supplying 1.8 V to BLE SoC and 3.3 V to display driver and touch controller. Use Value: Independent SHDN1/SHDN2 pins allow dynamic rail disabling-e.g., shut down display rail during scan idle to cut system IQ by 46 µA. | Use Scenario: ECG patch with ultra-low-power MCU and analog signal chain. IC Role / Device Role / Timing Role: Dual-output regulator providing 1.8 V to digital subsystem and 3.3 V to precision op-amps and SAR ADC. Use Value: PSRR >62 dB at ≤100 Hz on VOUT2 suppresses USB/charger ripple; 1.8 µV/√Hz output noise avoids SNR degradation in biopotential measurement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple-output (2 buck + 1 LDO), 2.25 MHz switching, higher IQ (120 µA), QFN-32 package | Supports more complex SoC power trees; larger footprint and higher cost | Choose when needing third rail or higher integration beyond dual-output requirement |
| RT8059ZSP | Dual buck (no LDO), 3 MHz switching, 25 µA IQ, WDFN-10 package | Lacks linear regulator-requires external LDO for noise-sensitive analog rails | Prefer when lowest possible IQ and pure digital loads dominate; add discrete LDO if analog rail needed |
Compared with TPS65023BRSBT and RT8059ZSP, TC1303C-PA0EMF uniquely balances ultra-low IQ (65 µA), integrated LDO noise suppression, and compact DFN packaging-making it optimal for cost- and space-constrained dual-rail portable designs where analog integrity and battery longevity are co-priorities.
Availability
TC1303C-PA0EMF is available at Aetrix Electronics and suitable for portable medical sensors, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature.
Supply support for TC1303C-PA0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The TC1303 family is designed for space-constrained, battery-powered applications demanding efficient dual-voltage regulation-specifically targeting portable instrumentation, wearables, and USB peripherals where low IQ, small footprint, and robust power sequencing are essential.
FAQ
What output voltages does TC1303C-PA0EMF provide?
TC1303C-PA0EMF provides a fixed 1.8 V output on VOUT1 (buck) and a fixed 3.3 V output on VOUT2 (LDO), as indicated by the "PA0" and "EMF" suffixes in the part number. These values are factory-trimmed and do not require external feedback resistors. The device also supports adjustable VOUT1 (0.8–4.5 V) in other variants, but TC1303C-PA0EMF is configured for these specific fixed outputs.
How does the power-good (PG) function operate in TC1303C-PA0EMF?
In TC1303C-PA0EMF, the PG pin is an open-drain output that asserts low only when both VOUT1 and VOUT2 are within ±6% of their nominal values (i.e., 1.692–1.908 V and 3.102–3.498 V). It includes a built-in 300 ms delay after regulation is achieved, making it suitable for generating a clean processor reset signal. External pull-up is required to interface with standard logic inputs.
Can TC1303C-PA0EMF operate from a single-cell Li-ion battery?
Yes, TC1303C-PA0EMF supports input voltages from 2.7 V to 5.5 V, fully covering the discharge range of a single-cell Li-ion battery (typically 4.2 V down to 2.7 V). Its 137 mV LDO dropout at 200 mA ensures the 3.3 V rail remains regulated until battery voltage falls below ~3.44 V, maximizing usable battery capacity.
What thermal considerations apply to TC1303C-PA0EMF in DFN package?
TC1303C-PA0EMF in the 10-lead DFN package has a typical θJA of 41°C/W on a 4-layer board with internal ground plane and two vias under the exposed pad. To maintain junction temperature ≤125°C at full load, ambient must stay ≤85°C with adequate copper area and thermal vias tied to AGND. The device includes thermal shutdown at 165°C with 10°C hysteresis for fault protection.
Is TC1303C-PA0EMF pin-compatible with other TC1303 variants?
Yes, all TC1303A/B/C and TC1304 variants share identical 10-pin DFN and MSOP footprints and pinouts. TC1303C-PA0EMF is mechanically and electrically compatible with TC1303A/B variants in the same package, though functional differences exist-e.g., TC1303C monitors both outputs for PG, while TC1303A monitors only VOUT1. No PCB changes are required for drop-in replacement within the TC1303 family.
TC1303C-PA0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.8V, 500mA
- Voltage/Current - Output 2:
- 3.3V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303C-PA0EMF FAQ
1.How can I place an order for TC1303C-PA0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-PA0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-PA0EMF reliable?
The price and inventory of TC1303C-PA0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-PA0EMF is usually 5 days.
3.What payment methods are accepted for TC1303C-PA0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-PA0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-PA0EMF?
TC1303C-PA0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-PA0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-PA0EMF?
For technical support, including TC1303C-PA0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-PA0EMF requirements.
6.How does Aetrix verify that TC1303C-PA0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303C-PA0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-PA0EMF meets industry standards.
7.What is the process for return or replacement of TC1303C-PA0EMF?
All TC1303C-PA0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-PA0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-PA0EMF part is unused and in its original packaging.
Return procedure for TC1303C-PA0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-PA0EMF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

