Microchip Technology TC1303C-VP0EMF
- Part No.:
- TC1303C-VP0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303C-VP0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,201
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-VP0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs. It delivers 1.8V/500 mA and 3.3V/300 mA outputs, features 2.0 MHz fixed-frequency PWM operation, 65 µA typical quiescent current, and operates across –40°C to +125°C junction temperature for portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303C-VP0EMF datasheet, TC1303C-VP0EMF pinout, TC1303C-VP0EMF application, or TC1303C-VP0EMF equivalent, key selection criteria include independent shutdown control per rail, 137 mV LDO dropout at 200 mA, open-drain PG output with 300 ms delay, internal compensation, and compatibility with 1 µF ceramic output capacitors on the LDO.
Technical Context
The TC1303C-VP0EMF implements a synchronous buck stage with PFM/PWM auto-transition and an independently controlled LDO stage, both internally compensated. Its power-good circuit monitors regulation status of both VOUT1 and VOUT2 simultaneously, asserting PG after a 300 ms delay once both outputs reach ≥94% of nominal voltage.
It supports adjustable (0.8–4.5 V) or fixed-output configurations for the buck regulator and offers standard LDO voltages (1.5 V, 1.8 V, 2.5 V, 3.3 V). Shutdown logic is independent per regulator (SHDN1 for buck, SHDN2 for LDO), enabling flexible power sequencing without external controllers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA maximum - supports processor core rails requiring stable mid-power delivery |
| LDO Output Current | 300 mA maximum - powers I/O, memory, or peripheral bias rails with low noise |
| Quiescent Current | 65 µA typical - enables ultra-low standby power in battery-operated systems |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - allows operation with minimal input–output differential, extending battery life |
| Switching Frequency | 2.0 MHz fixed - permits use of small 4.7 µH inductors and compact 4.7 µF output capacitors |
| Power-Good Delay | 300 ms - provides reliable processor reset timing after both outputs stabilize |
| Operating Temperature | –40°C to +125°C junction - qualified for industrial and automotive-adjacent portable applications |
Pinout & Package
TC1303C-VP0EMF is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-density portable designs. Pin 11 (EP) must be connected to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown control input | Active-high logic (>45% VIN); enables/disables 300 mA LDO independently of buck stage |
| 2 (VIN2) | LDO input supply | Accepts 2.7–5.5 V input; must be short-traced to VIN1 to minimize noise coupling |
| 3 (VOUT2) | LDO regulated output | Delivers fixed 3.3 V (per VP0 suffix); requires ≥1 µF ceramic capacitor to AGND |
| 4 (PG) | Power-good indicator | Open-drain output asserting low when both VOUT1 and VOUT2 are within ±6% regulation |
| 5 (AGND) | Analog ground reference | Separate ground return for feedback and regulation circuitry; must connect to quiet analog plane |
| 6 (PGND) | Power ground return | High-current return path for buck switch node; ties to AGND only at single point near EP |
| 7 (LX) | Buck switch node | Connects to external inductor; carries high di/dt switching current - requires tight layout |
| 8 (VIN1) | Buck input supply | Accepts 2.7–5.5 V; shares input source with VIN2 per datasheet Note 8 |
| 9 (SHDN1) | Buck shutdown control input | Active-high logic (>45% VIN); enables/disables 500 mA buck regulator independently |
| 10 (VFB1/VOUT1) | Buck feedback or output | Configured as VOUT1 (fixed 1.8 V per VP0 suffix); no external divider needed |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown per rail | Enables selective power gating of buck (SHDN1) and LDO (SHDN2) for dynamic power management |
| Internal compensation | Eliminates need for external compensation components - reduces BOM count and layout area |
| Auto PWM-to-PFM transition | Maintains >90% efficiency at heavy loads and minimizes IQ to 38 µA (buck only) at light loads |
| Both outputs monitored by PG | Ensures system reset only after full dual-rail stabilization - critical for mixed-voltage SoCs |
| Low-noise LDO with 1 µF cap | Supports noise-sensitive analog/peripheral rails without large bulk capacitance |
Applications
| USB-Powered Devices | Handheld Medical Instruments |
|---|---|
Use Scenario: Portable ultrasound probe powered via USB 5 V input requiring clean 3.3 V I/O and 1.8 V digital core rails. IC Role / Device Role / Timing Role: Dual-output PMIC providing regulated, sequenced, and monitored power to MCU and analog front-end. Use Value: 137 mV LDO dropout enables full 3.3 V output from 3.6 V USB minimum; 300 ms PG delay ensures reliable boot before data acquisition. | Use Scenario: Battery-powered glucose meter with LCD display, sensor interface, and BLE radio needing isolated low-noise supplies. IC Role / Device Role / Timing Role: Central power manager delivering 1.8 V for microcontroller core and 3.3 V for display driver and RF transceiver. Use Value: 65 µA total IQ extends battery life; independent SHDN1/SHDN2 allows sleep-mode rail shutdown without firmware overhead. |
| Portable Computers | Cellular Phones |
Use Scenario: Sub-notebook subsystem powering FPGA configuration logic and I/O banks from single-cell Li-ion (2.7–4.2 V). IC Role / Device Role / Timing Role: Compact dual-rail regulator replacing discrete DC/DC + LDO solutions in space-constrained designs. Use Value: 3×3 mm DFN package saves PCB area; 2.0 MHz switching avoids audible noise and simplifies EMI filtering. | Use Scenario: Feature phone baseband processor requiring tightly regulated 1.8 V core and 3.3 V interface voltage under varying battery conditions. IC Role / Device Role / Timing Role: Integrated power solution with built-in PG signaling to coordinate application processor reset and modem initialization. Use Value: PG monitors both rails - prevents premature wake-up due to LDO-only regulation during battery sag events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple-output (2 buck + 1 LDO), higher IQ (100 µA), 2.25 MHz switching, QFN-24 package | Supports additional 1.2 V rail; larger footprint and higher quiescent current | Choose when third regulated rail is required and board area permits larger package |
| RT8059ZSP | Dual buck only (no integrated LDO), 1.5 MHz, 300 mA per channel, WDFN-10 package | Lacks LDO output and PG monitoring - requires external LDO and reset supervisor | Choose when both rails are switching and low-noise analog supply is not needed |
Compared with TPS65023BRSBT and RT8059ZSP, the TC1303C-VP0EMF uniquely combines buck + LDO + dual-rail PG in a 3×3 mm DFN, offering lowest component count for 1.8 V/3.3 V portable systems where LDO noise performance and independent shutdown are essential.
Availability
TC1303C-VP0EMF is available at Aetrix Electronics and suitable for USB-powered devices, handheld medical instruments, and portable computers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303C-VP0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and power management ICs, headquartered in Chandler, Arizona.
The TC1303 family was designed specifically for space-constrained, battery-powered applications requiring dual regulated supplies with minimal external components and robust power sequencing - targeting portable computing, medical, and communications equipment.
FAQ
What output voltages does the TC1303C-VP0EMF provide?
The TC1303C-VP0EMF provides fixed 1.8 V on VOUT1 (buck) and fixed 3.3 V on VOUT2 (LDO), as indicated by the "VP0" suffix in the part number. These values are factory-set and do not require external feedback resistors. Both outputs are internally compensated and rated for 500 mA and 300 mA maximum load currents respectively.
How does the power-good (PG) function work on the TC1303C-VP0EMF?
The TC1303C-VP0EMF's PG pin is an open-drain output that asserts low only after both VOUT1 and VOUT2 reach and maintain ≥94% of their nominal voltages for 300 ms. This dual-rail monitoring ensures system reset occurs only when the complete power domain is stable - a key requirement for mixed-voltage processors and peripherals.
Can the TC1303C-VP0EMF operate from a single 3.6 V Li-ion cell?
Yes, the TC1303C-VP0EMF supports input voltages from 2.7 V to 5.5 V, making it fully compatible with single-cell Li-ion (2.7–4.2 V) operation. At 3.6 V input, its 137 mV LDO dropout ensures stable 3.3 V output, and the buck regulator maintains >90% efficiency across its 1.8 V load range up to 500 mA.
What is the thermal performance of the TC1303C-VP0EMF in the DFN package?
In the 10-lead 3×3 mm DFN package, the TC1303C-VP0EMF has a typical θJA of 41°C/W on a 4-layer board with internal ground plane and two vias under the exposed pad. With AGND-connected EP and proper copper pour, it sustains continuous 500 mA buck + 300 mA LDO operation at ambient temperatures up to +85°C without thermal shutdown.
Does the TC1303C-VP0EMF require external compensation components?
No, the TC1303C-VP0EMF uses internally compensated control loops for both the buck and LDO regulators. This eliminates external compensation networks, reducing design complexity, BOM cost, and PCB area - a key advantage over many competing dual-output regulators that mandate external RC networks.
TC1303C-VP0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.2V, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303C-VP0EMF FAQ
1.How can I place an order for TC1303C-VP0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-VP0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-VP0EMF reliable?
The price and inventory of TC1303C-VP0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-VP0EMF is usually 5 days.
3.What payment methods are accepted for TC1303C-VP0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-VP0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-VP0EMF?
TC1303C-VP0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-VP0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-VP0EMF?
For technical support, including TC1303C-VP0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-VP0EMF requirements.
6.How does Aetrix verify that TC1303C-VP0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303C-VP0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-VP0EMF meets industry standards.
7.What is the process for return or replacement of TC1303C-VP0EMF?
All TC1303C-VP0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-VP0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-VP0EMF part is unused and in its original packaging.
Return procedure for TC1303C-VP0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-VP0EMF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

