Microchip Technology TC1303C-VP0EUNTR
- Part No.:
- TC1303C-VP0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303C-VP0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,002
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-VP0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs. It delivers 1.8V/500 mA and 3.3V/300 mA outputs from a 2.7–5.5V input, features 65 µA typical quiescent current, 2.0 MHz fixed-frequency PWM operation, and operates across –40°C to +125°C for portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303C-VP0EUNTR datasheet, TC1303C-VP0EUNTR pinout, TC1303C-VP0EUNTR application, or TC1303C-VP0EUNTR equivalent, key selection criteria include independent shutdown control per output, dual-output power-good assertion with 300 ms delay, adjustable or fixed VOUT1 (0.8–4.5V), LDO dropout of 137 mV @ 200 mA, and DFN/MSOP package compatibility with thermal resistance θJA = 41°C/W (DFN).
Technical Context
The TC1303C-VP0EUNTR implements a synchronous buck converter with automatic PWM-to-PFM mode transition under light load, maintaining high efficiency (>90% typical) and low output noise. Its internal compensation eliminates external loop components, while the integrated LDO uses a single 1 µF ceramic output capacitor and provides stable bias voltage with ±0.3% output tolerance.
Power-good logic monitors both VOUT1 and VOUT2 simultaneously-asserting open-drain PG when either output reaches 94% of regulation with 2% hysteresis-and incorporates 300 ms delay for processor reset sequencing. Undervoltage lockout (2.55V typ) and thermal shutdown (165°C) ensure robust system-level protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output 1 Type | Synchronous buck regulator, 500 mA max, adjustable (0.8–4.5V) or fixed (e.g., 1.8V) |
| Output 2 Type | Low-dropout linear regulator, 300 mA max, fixed (e.g., 3.3V), 137 mV dropout @ 200 mA |
| Quiescent Current | 65 µA typical total device IQ, enabling ultra-low-power battery operation |
| Switching Frequency | 2.0 MHz fixed PWM frequency (1.6–2.4 MHz range), enabling compact 4.7 µH inductor use |
| Power-Good Function | Monitors both buck and LDO outputs; open-drain PG with 300 ms delay, 94% threshold, 2% hysteresis |
| Operating Temp Range | –40°C to +125°C junction temperature, qualified for industrial and medical environments |
| Protection Features | UVLO (2.55V typ), overtemperature shutdown (165°C), short-circuit and overcurrent on both outputs |
Pinout & Package
TC1303C-VP0EUNTR is packaged in a 10-pin 3×3 mm DFN with exposed thermal pad (EP), pin-compatible with MSOP variant. The DFN offers θJA = 41°C/W on a 4-layer board with internal ground plane and 2 vias in EP, enabling high-power-density designs without heatsinks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown control input | Active-high logic input (>45% VIN); enables/disables LDO independently of buck stage |
| 2 VIN2 | LDO input supply | Accepts same 2.7–5.5V input as VIN1; requires short trace coupling to VIN1 for stability |
| 3 VOUT2 | LDO regulated output | Delivers fixed 3.3V/300 mA; requires ≥1 µF ceramic capacitor to AGND |
| 4 PG | Power-good status output | Open-drain output asserting when both VOUT1 and VOUT2 are within 94% of regulation |
| 5 AGND | Analog ground reference | Must connect to analog ground plane; separate from PGND to minimize noise coupling |
| 6 PGND | Power ground return | High-current return path for buck switch node; connects to LX and VIN1 return |
| 7 LX | Buck switch node | Connects to external 4.7 µH inductor; integrates P/N-channel MOSFETs (RDSon ≈ 450 mΩ each) |
| 8 VIN1 | Buck input supply | Main input for buck stage; must be tied closely to VIN2 for shared input source |
| 9 SHDN1 | Buck shutdown control input | Active-high logic input (>45% VIN); enables/disables buck stage independently |
| 10 VFB1/VOUT1 | Buck feedback or output | Configurable: for fixed 1.8V output, connect directly to VOUT1; for adjustable, connect divider midpoint |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staged power-up/down of buck and LDO outputs for sequencing-sensitive systems |
| Dual-output power-good monitoring | PG asserts only when both VOUT1 and VOUT2 meet regulation criteria-critical for multi-rail processors |
| Internal compensation | Eliminates need for external compensation components on either regulator, reducing BOM count and layout area |
| Ultra-low quiescent current | 65 µA typical total IQ enables >1-year battery life in always-on portable medical sensors |
| Thermal-enhanced DFN package | 3×3 mm DFN with EP supports 500 mA buck + 300 mA LDO in <10 mm² footprint with 41°C/W θJA |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-operated glucose monitor with microcontroller core (1.8V) and display backlight driver (3.3V). IC Role / Device Role / Timing Role: Dual-output PMIC supplies processor VDD and peripheral bias rail simultaneously, with coordinated power-good signaling to enable safe boot. Use Value: 65 µA IQ extends CR2032 battery life beyond 18 months; 137 mV LDO dropout ensures stable 3.3V output even at end-of-battery (2.7V VIN). | Use Scenario: Handheld oscilloscope powered via USB 5V bus requiring clean 1.8V FPGA core and 3.3V ADC reference rails. IC Role / Device Role / Timing Role: Synchronous buck generates low-noise 1.8V core supply; LDO filters switching ripple to deliver ultra-low-noise 3.3V for precision analog front-end. Use Value: 2.0 MHz switching frequency allows use of tiny 4.7 µH inductor; PSRR >62 dB at ≤100 Hz suppresses USB bus noise on VOUT2. |
| Industrial Handheld Terminals | Wearable Health Monitors |
Use Scenario: Ruggedized barcode scanner operating across –20°C to +70°C ambient with cold-start capability. IC Role / Device Role / Timing Role: Dual-regulator IC maintains regulated outputs during wide-input transients (2.7–5.5V); PG signal resets MCU if either rail dips below 94%. Use Value: –40°C to +125°C junction rating ensures reliable startup at –20°C; UVLO hysteresis prevents oscillation during brownout. | Use Scenario: ECG patch with Bluetooth LE radio and ultra-low-power MCU, powered by coin cell. IC Role / Device Role / Timing Role: Buck powers MCU core; LDO powers RF transceiver; independent SHDN pins enable dynamic rail gating during sleep cycles. Use Value: PWM-to-PFM transition reduces IQ to 38 µA (buck-only active), extending coin-cell runtime by 3.2× vs. fixed-PWM mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16321-DC1E/UN | Single 600 mA buck only; no integrated LDO or dual-rail PG monitoring | Requires external LDO and discrete PG logic for dual-rail validation | Select when only one regulated rail is needed and board space permits discrete support components |
| TPS65023RSBR | Triple-output (2 buck + 1 LDO); higher IQ (120 µA); 4×4 mm QFN package | Supports additional system rails but consumes more PCB area and quiescent power | Select when third rail (e.g., 1.2V DDR I/O) is required and thermal budget allows higher θJA |
Compared with MCP16321-DC1E/UN and TPS65023RSBR, TC1303C-VP0EUNTR uniquely integrates dual-output power-good monitoring with independent shutdown in a 3×3 mm DFN, delivering optimal size and sequencing control for space-constrained dual-rail portable systems.
Availability
TC1303C-VP0EUNTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303C-VP0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, and mixed-signal ICs, with a focus on embedded control and power management solutions.
The TC1303 family is designed for cost-sensitive, space-constrained portable electronics requiring dual regulated supplies with intelligent power sequencing and fault monitoring.
FAQ
What output voltages does TC1303C-VP0EUNTR support?
TC1303C-VP0EUNTR supports a fixed 1.8V buck output (VOUT1) and fixed 3.3V LDO output (VOUT2), as indicated by the "VP0" suffix per Microchip's part numbering scheme. The buck regulator can alternatively be configured for adjustable output (0.8–4.5V) using external feedback resistors, while the LDO offers standard fixed options including 1.5V, 1.8V, 2.5V, and 3.3V - with TC1303C-VP0EUNTR specifically factory-set to 3.3V.
How does the power-good (PG) function operate in TC1303C-VP0EUNTR?
In TC1303C-VP0EUNTR, the PG pin is an open-drain output that asserts low only when both VOUT1 and VOUT2 are within 94% of their nominal values, with 2% hysteresis and a built-in 300 ms delay. This dual-rail monitoring ensures safe processor reset timing and eliminates false triggers during individual rail startup transients - a key differentiator from TC1303A (buck-only PG) and TC1303B (LDO-only PG).
What is the thermal performance of TC1303C-VP0EUNTR in its DFN package?
TC1303C-VP0EUNTR in the 10-pin 3×3 mm DFN package achieves θJA = 41°C/W on a typical 4-layer PCB with internal ground plane and two thermal vias under the exposed pad. This enables full 500 mA buck + 300 mA LDO operation up to +85°C ambient without forced airflow, and supports continuous operation at +125°C junction temperature with appropriate board-level thermal design.
Can TC1303C-VP0EUNTR operate from a single 3.3V input source?
Yes, TC1303C-VP0EUNTR supports input voltages from 2.7V to 5.5V, making it fully compatible with a 3.3V input source. However, due to the 137 mV typical dropout of the 3.3V LDO, VOUT2 will remain regulated only if VIN2 ≥ 3.437V - meaning a 3.3V source alone cannot sustain the LDO output. In practice, VIN1 and VIN2 must be tied together and supplied ≥3.44V (e.g., 3.6V–5.5V) to guarantee both outputs regulate correctly.
Does TC1303C-VP0EUNTR require external compensation components?
No, TC1303C-VP0EUNTR features internally compensated control loops for both the buck regulator and LDO, eliminating the need for external compensation capacitors or resistors. This simplifies design, reduces bill-of-materials cost, and improves layout robustness - particularly valuable in high-volume portable applications where layout variability must be minimized.
TC1303C-VP0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.2V, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303C-VP0EUNTR FAQ
1.How can I place an order for TC1303C-VP0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-VP0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-VP0EUNTR reliable?
The price and inventory of TC1303C-VP0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-VP0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1303C-VP0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-VP0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-VP0EUNTR?
TC1303C-VP0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-VP0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-VP0EUNTR?
For technical support, including TC1303C-VP0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-VP0EUNTR requirements.
6.How does Aetrix verify that TC1303C-VP0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1303C-VP0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-VP0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1303C-VP0EUNTR?
All TC1303C-VP0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-VP0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-VP0EUNTR part is unused and in its original packaging.
Return procedure for TC1303C-VP0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-VP0EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

