Microchip Technology TC1303C-ZA0EUNTR
- Part No.:
- TC1303C-ZA0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303C-ZA0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,724
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-ZA0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs and 300 ms delay for processor reset. It operates from 2.7V to 5.5V input, delivers typical quiescent current of 65 µA, and supports adjustable (0.8–4.5 V) or fixed buck outputs (e.g., 1.2 V, 1.8 V, 3.3 V) plus standard LDO outputs (1.5 V, 1.8 V, 2.5 V, 3.3 V). It is used in portable medical instruments and USB-powered devices requiring tightly regulated dual-rail supplies.
For engineers reviewing the TC1303C-ZA0EUNTR datasheet, TC1303C-ZA0EUNTR pinout, TC1303C-ZA0EUNTR application, or TC1303C-ZA0EUNTR equivalent, this page provides verified technical context, exact pin functions, real-world design meaning of key specs (e.g., 137 mV LDO dropout @ 200 mA, 2.0 MHz fixed-frequency PWM, open-drain PG with 94% threshold), and validated alternative options for dual-output PMIC selection.
Technical Context
The TC1303C-ZA0EUNTR implements independent shutdown control for buck (SHDN1) and LDO (SHDN2) sections, enabling flexible power sequencing in battery-powered systems. Its buck stage uses synchronous rectification with P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz PWM operation under heavy load, and automatic transition to PFM mode at light loads to maintain ultra-low IQ.
The LDO section features internal compensation, requires only a 1 µF ceramic output capacitor, and achieves 137 mV typical dropout voltage at 200 mA. The power-good (PG) output is an open-drain signal monitoring both VOUT1 and VOUT2 simultaneously - asserting high when both outputs are within ±6% of regulation, with 300 ms active timeout and 165 µs delay - making it suitable for microcontroller reset coordination.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA maximum - supports core logic or SoC rails without external boost circuitry |
| LDO Output Current | 300 mA maximum - powers I/O peripherals, sensors, or RF bias with minimal board area |
| Quiescent Current | 65 µA typical total device IQ - enables >1-year battery life in always-on portable medical devices |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - allows operation down to VIN = VOUT + 0.137 V, maximizing battery utilization |
| Buck Switching Frequency | 2.0 MHz fixed (1.6–2.4 MHz range) - permits use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Power-Good Monitoring | Monitors both VOUT1 and VOUT2 simultaneously with 94% threshold and 300 ms timeout - directly drives processor RESET with no external timing components |
| Operating Junction Temp | −40°C to +125°C - qualified for industrial and automotive cabin-adjacent applications |
Pinout & Package
TC1303C-ZA0EUNTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for space-constrained portable designs. Pin numbering follows standard DFN orientation (pin 1 top-left, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN2 | LDO shutdown control input | Active-high logic input (>45% VIN); enables/disables LDO independently of buck stage |
| 2 - VIN2 | LDO input supply | Accepts same input as VIN1 (2.7–5.5 V); must be routed with short trace to minimize noise coupling |
| 3 - VOUT2 | LDO regulated output | Delivers up to 300 mA; requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 - PG | Power-good status output | Open-drain output asserting high when both VOUT1 and VOUT2 are within 94% of target - directly interfaces with MCU reset pin |
| 5 - AGND | Analog ground reference | Must connect to clean analog ground plane; separate from PGND to avoid switching noise injection |
| 6 - PGND | Power ground return | High-current return path for buck switch node (LX); tie to AGND only at single point near EP |
| 7 - LX | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout and Kelvin connection to PGND |
| 8 - VIN1 | Buck input supply | Main input for buck stage (2.7–5.5 V); share with VIN2 via short PCB trace per datasheet guidance |
| 9 - SHDN1 | Buck shutdown control input | Active-high logic input (>45% VIN); enables/disables buck stage independently of LDO |
| 10 - VFB1/VOUT1 | Buck feedback or output | For adjustable mode: connects to resistor divider; for fixed mode: direct output node - sets VOUT1 precision (±0.3%) |
Key Features
| Feature | Design Value |
|---|---|
| Independent buck/LDO shutdown | Enables precise power sequencing - e.g., hold LDO active while buck ramps down during sleep entry |
| Internally compensated buck and LDO | Eliminates need for external compensation networks - reduces BOM count and layout sensitivity |
| Automatic PWM-to-PFM mode transition | Maintains >85% efficiency at 1 mA load without manual control - critical for intermittent-sensing applications |
| Open-drain PG with dual-output monitoring | Single reset signal confirms system readiness across both rails - removes need for external OR-gate or supervisor IC |
| Overtemperature and short-circuit protection | Thermal shutdown at 165°C with 10°C hysteresis prevents damage during sustained overload or poor heatsinking |
| UVLO with 200 mV hysteresis | Prevents erratic startup below 2.55 V input - ensures clean power-up when battery voltage sags |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
|
Use Scenario: Handheld blood glucose meter with LCD display and Bluetooth LE radio. IC Role / Device Role / Timing Role: Dual-rail power source: 1.8 V buck for MCU core, 3.3 V LDO for radio and display driver. Use Value: 65 µA total IQ extends CR2032 battery life beyond 18 months; PG signal synchronizes MCU wake-up with stable rail delivery. |
Use Scenario: Portable oscilloscope probe powered solely via USB 5 V bus. IC Role / Device Role / Timing Role: Generates 3.3 V for digital logic and 2.5 V for ADC reference from 4.75–5.25 V input. Use Value: 137 mV LDO dropout enables full 2.5 V output even at USB low-end (4.75 V); 2.0 MHz switching minimizes conducted EMI near sensitive analog front-end. |
| Industrial Handheld Terminals | Wearable Health Monitors |
|
Use Scenario: Rugged barcode scanner operating in −25°C to +70°C ambient. IC Role / Device Role / Timing Role: Supplies 1.2 V to ARM Cortex-M4 core and 3.3 V to imaging sensor interface. Use Value: −40°C to +125°C junction rating ensures reliability across temperature extremes; independent SHDN1/SHDN2 allows dynamic core voltage scaling. |
Use Scenario: Continuous ECG patch with 7-day battery life requirement. IC Role / Device Role / Timing Role: Powers ultra-low-power MCU (1.8 V) and analog front-end (2.5 V) from single Li-ion cell (2.7–4.2 V). Use Value: PFM mode at light load cuts IQ to <100 nA equivalent - directly contributes to multi-week runtime; 1 µF LDO output cap saves PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Triple-output (2 buck + 1 LDO), higher IQ (120 µA), 2.25 MHz switching, QFN-24 package | Supports more complex SoC power trees; larger footprint and higher cost | Choose when needing third rail or higher integration; not drop-in due to pin count and control interface differences |
| RT8059ZSP | Dual buck only (no integrated LDO), 600 mA/600 mA, 3.5 MHz, WDFN-10 package | Lacks LDO output - requires external LDO for noise-sensitive analog rails | Prefer when both rails are switching-tolerant and board space allows discrete LDO; no PG monitoring of LDO |
Compared with TPS65023RSBR and RT8059ZSP, TC1303C-ZA0EUNTR uniquely combines buck+LDO+PG-in-one 10-pin DFN with industry-leading 65 µA IQ, making it optimal for size- and battery-life-constrained dual-rail systems where analog rail cleanliness matters.
Availability
TC1303C-ZA0EUNTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1303C-ZA0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog components, and power management ICs, with a focus on embedded control and energy-efficient solutions.
TC1303C-ZA0EUNTR belongs to Microchip's TC1303 family of dual-output regulators designed specifically for space- and power-constrained portable electronics requiring high integration, low quiescent current, and robust power sequencing.
FAQ
What is the function of the PG pin on the TC1303C-ZA0EUNTR?
The PG (Power-Good) pin on the TC1303C-ZA0EUNTR is an open-drain output that asserts high when both the buck output (VOUT1) and LDO output (VOUT2) are within 94% of their nominal voltages. It includes a built-in 300 ms active timeout and 165 µs delay, making TC1303C-ZA0EUNTR ideal for coordinating microcontroller reset timing without external RC networks. This dual-monitoring behavior distinguishes TC1303C-ZA0EUNTR from TC1303A (buck-only monitoring) and TC1303B (LDO-only monitoring).
Does TC1303C-ZA0EUNTR support adjustable output voltage for the buck regulator?
Yes, TC1303C-ZA0EUNTR supports adjustable buck output voltage from 0.8 V to 4.5 V using an external resistor divider connected to the VFB1/VOUT1 pin. The internal feedback reference is precisely 0.8 V (±2.5 mV), enabling accurate regulation. Fixed-output variants (e.g., 1.2 V, 1.8 V, 3.3 V) are also available - but TC1303C-ZA0EUNTR specifically uses the adjustable configuration, confirmed by its "ZA" suffix per Microchip's part numbering scheme.
What is the thermal performance of TC1303C-ZA0EUNTR in the 3×3 mm DFN package?
In the 10-lead 3×3 mm DFN package with exposed pad, TC1303C-ZA0EUNTR has a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the EP. This allows continuous 500 mA buck output at ambient temperatures up to +85°C with proper layout - verified by thermal shutdown activation at 165°C and 10°C hysteresis, ensuring safe operation under transient overloads.
How does TC1303C-ZA0EUNTR manage efficiency at light load?
TC1303C-ZA0EUNTR automatically transitions from fixed-frequency PWM mode (2.0 MHz) to pulse-frequency modulation (PFM) mode when buck load drops below ~10 mA. This preserves high efficiency (<85%) down to microwatt-level loads, reducing total system IQ to 65 µA typical - a key advantage over forced-PWM regulators. The transition is seamless and requires no external control, directly extending battery life in duty-cycled applications like wearable health monitors.
Can TC1303C-ZA0EUNTR operate with separate input sources for VIN1 and VIN2?
No - TC1303C-ZA0EUNTR requires VIN1 and VIN2 to be supplied from the same input source, as explicitly stated in the datasheet (Note 8). Connecting separate supplies risks violating absolute maximum ratings on internal bias networks and may cause undefined behavior or damage. Board layout must tie VIN1 and VIN2 together with the shortest possible trace to ensure consistent enablement and UVLO tracking.
TC1303C-ZA0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 3.3V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303C-ZA0EUNTR FAQ
1.How can I place an order for TC1303C-ZA0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-ZA0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-ZA0EUNTR reliable?
The price and inventory of TC1303C-ZA0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-ZA0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1303C-ZA0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-ZA0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-ZA0EUNTR?
TC1303C-ZA0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-ZA0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-ZA0EUNTR?
For technical support, including TC1303C-ZA0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-ZA0EUNTR requirements.
6.How does Aetrix verify that TC1303C-ZA0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1303C-ZA0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-ZA0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1303C-ZA0EUNTR?
All TC1303C-ZA0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-ZA0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-ZA0EUNTR part is unused and in its original packaging.
Return procedure for TC1303C-ZA0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-ZA0EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

