Microchip Technology TC1303C-ZI0EUNTR
- Part No.:
- TC1303C-ZI0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303C-ZI0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,740
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-ZI0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs. It delivers 1.8 V @ 500 mA (buck) and 3.3 V @ 300 mA (LDO) from a 2.7–5.5 V input, features 2.0 MHz fixed-frequency PWM operation, 65 µA typical quiescent current, and operates across –40°C to +125°C junction temperature - used in portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303C-ZI0EUNTR datasheet, TC1303C-ZI0EUNTR pinout, TC1303C-ZI0EUNTR application, or TC1303C-ZI0EUNTR equivalent, key selection criteria include independent shutdown control for each output, 300 ms programmable power-good delay for processor reset coordination, dual-output voltage sequencing capability (via external timing), and compatibility with 1 µF ceramic output capacitors on the LDO rail.
Technical Context
The TC1303C-ZI0EUNTR implements a synchronous buck stage with integrated P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), operating at 2.0 MHz nominal switching frequency and automatically transitioning between PWM and PFM modes under light load to maintain ultra-low quiescent current. Its LDO stage uses internal compensation and achieves 137 mV dropout at 200 mA, supporting fixed 3.3 V output without external feedback components.
Power-good logic monitors both VOUT1 (buck) and VOUT2 (LDO) simultaneously with 94% threshold high and 89% threshold low hysteresis, generating an open-drain PG signal with 165 µs propagation delay and 262 ms active timeout period. UVLO activates below 2.55 V (typical), and thermal shutdown engages at 165°C with 10°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA maximum - supports core voltage rails for low-power microcontrollers and FPGAs |
| LDO Output Current | 300 mA maximum - powers I/O peripherals, sensors, or communication interfaces requiring low-noise bias |
| Quiescent Current | 65 µA typical total device IQ - enables >1-year battery life in always-on portable applications |
| Switching Frequency | 2.0 MHz fixed (1.6–2.4 MHz range) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Power-Good Delay | 300 ms nominal active timeout - meets JEDEC JESD72 requirements for safe processor reset assertion |
| Operating Temperature | –40°C to +125°C junction - qualified for automotive cabin and industrial edge computing environments |
| Dropout Voltage (LDO) | 137 mV typical @ 200 mA - sustains regulation down to VIN = VOUT + 0.137 V, improving system efficiency |
Pinout & Package
TC1303C-ZI0EUNTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high thermal conductivity and space-constrained PCB layouts. Pin 1 is SHDN2; pin 10 is PG; the EP must be connected to AGND per Microchip layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN2 | LDO shutdown control input | Active-high logic (>45% VIN) enables LDO; <15% VIN disables it - allows independent power gating of auxiliary rail |
| 2 - VIN2 | LDO input supply | Accepts 2.7–5.5 V input; must be short-traced to VIN1 to minimize noise coupling into analog ground |
| 3 - VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per ZI0EUNTR suffix); requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 - PG | Power-good status output | Open-drain signal asserting when both VOUT1 and VOUT2 are within ±6% regulation - used for system enable/reset sequencing |
| 5 - AGND | Analog ground reference | Separate ground node for feedback and regulation circuitry; must connect to clean analog ground plane, not power ground |
| 6 - PGND | Power ground return | High-current return path for buck switch node; routed separately from AGND and joined at single point near input capacitor |
| 7 - LX | Buck switch node | Connects to external inductor; carries high di/dt switching current - requires tight loop area with PGND and input cap |
| 8 - VIN1 | Buck input supply | Primary input for buck stage; shares same source as VIN2 per datasheet Note 8 - simplifies single-rail design |
| 9 - SHDN1 | Buck shutdown control input | Active-high logic enabling/disabling buck output independently - supports dynamic power state transitions |
| 10 - VFB1/VOUT1 | Buck feedback or output sense | Configured as VOUT1 for fixed-output variants (e.g., ZI0EUNTR = 1.8 V); no external divider needed |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 pins allow separate enable/disable of buck and LDO outputs - enables flexible power sequencing without external logic |
| Dual-output power-good monitoring | PG asserts only when both VOUT1 and VOUT2 meet regulation thresholds - prevents false system startup during partial rail ramp-up |
| Internally compensated LDO | Stable with 1 µF ceramic output capacitor - eliminates need for larger tantalum or electrolytic caps, reducing board area and cost |
| PFM/PWM auto-transition | Seamless mode switching below ~10 mA load - maintains >85% efficiency at light loads while holding IQ to 65 µA typical |
| Integrated protection suite | UVLO, overtemperature (165°C), and output short-circuit protection on both regulators - eliminates need for discrete fault management circuitry |
Applications
| Portable Medical Instrumentation | USB-Powered Test Equipment |
|---|---|
Use Scenario: Handheld blood glucose meter with LCD display, Bluetooth LE radio, and precision ADC. IC Role / Device Role / Timing Role: Dual-rail power manager supplying 1.8 V to MCU core and 3.3 V to sensor interface/RF transceiver. Use Value: 65 µA quiescent current extends coin-cell battery life; 300 ms PG delay ensures reliable MCU reset before peripheral initialization. |
Use Scenario: Field-deployable oscilloscope probe powered solely via USB 2.0 (5 V @ 500 mA). IC Role / Device Role / Timing Role: Primary voltage translator generating 1.8 V digital rail and 3.3 V analog front-end bias from 5 V USB bus. Use Value: 2.0 MHz switching enables small 4.7 µH inductor; LDO's 1.8 µV/√Hz noise preserves signal integrity in 12-bit ADC measurements. |
| Industrial Edge Sensor Node | Low-Power Wearable Controller |
Use Scenario: Battery-operated vibration sensor node with MEMS accelerometer, LoRaWAN radio, and flash memory. IC Role / Device Role / Timing Role: Power source for intermittent wake-up cycles: buck powers MCU during active sensing; LDO powers radio during transmit bursts. Use Value: Independent SHDN1/SHDN2 control allows MCU to gate radio power only during transmission - cutting average system current by 42%. |
Use Scenario: Smart fitness band with OLED display, optical heart-rate sensor, and BLE SoC. IC Role / Device Role / Timing Role: Compact dual-output regulator on 3×3 mm DFN footprint powering SoC core (1.8 V) and sensor analog chain (3.3 V). Use Value: –40°C to +125°C rating ensures reliable operation during skin-contact thermal cycling; 137 mV LDO dropout maximizes usable battery voltage range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16311-H/MS | Single 600 mA buck + 300 mA LDO; no dual-PG monitoring - PG tracks buck only | Lacks simultaneous buck+LDO power-good assertion; requires external OR-ing logic for full-rail validation | Select when only buck rail sequencing is required and board space permits discrete PG combining |
| TPS650350RGER | 3-output PMIC (2 buck + 1 LDO); higher IQ (120 µA); 16-pin QFN vs. 10-pin DFN | Supports three independent rails but consumes more PCB area and quiescent power | Choose when third regulated rail (e.g., 1.2 V DDR I/O) is needed and thermal budget allows higher IQ |
Compared with MCP16311-H/MS and TPS650350RGER, TC1303C-ZI0EUNTR uniquely provides verified dual-output PG monitoring in a 10-pin DFN with industry-leading 65 µA IQ - making it optimal for space- and battery-life constrained dual-rail systems where coordinated rail validation is mandatory.
Availability
TC1303C-ZI0EUNTR is available at Aetrix Electronics and suitable for portable medical instrumentation, USB-powered test equipment, and industrial edge sensor nodes requiring stable component supply with guaranteed long-term manufacturability.
Supply support for TC1303C-ZI0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with vertically integrated silicon and software offerings.
The TC1303 family was designed specifically for battery-powered portable electronics needing compact, low-IQ dual-rail power conversion - emphasizing integration, thermal efficiency, and robustness across extended temperature ranges.
FAQ
What output voltages does the TC1303C-ZI0EUNTR provide?
The TC1303C-ZI0EUNTR delivers a fixed 1.8 V output from its synchronous buck regulator (VOUT1) and a fixed 3.3 V output from its low-dropout linear regulator (VOUT2). These values are factory-set per the "ZI0E" suffix designation and require no external feedback resistors - simplifying layout and reducing BOM count.
How does the power-good (PG) function operate on the TC1303C-ZI0EUNTR?
The TC1303C-ZI0EUNTR's PG pin is an open-drain output that asserts low only when both VOUT1 and VOUT2 are within 94% to 96% of their nominal values. It incorporates a 300 ms active timeout period and 165 µs propagation delay, meeting JEDEC reset timing requirements for microprocessors and SoCs.
Can the TC1303C-ZI0EUNTR support independent enable/disable of its two outputs?
Yes - the TC1303C-ZI0EUNTR provides dedicated SHDN1 and SHDN2 pins to independently control the buck and LDO regulators. Driving SHDN1 low disables VOUT1 while leaving VOUT2 active, and vice versa for SHDN2 - enabling precise power-state management in multi-mode systems.
What is the minimum input voltage required for the TC1303C-ZI0EUNTR to regulate both outputs?
The TC1303C-ZI0EUNTR requires a minimum input voltage of 2.7 V, but actual functional minimum depends on output settings: for 1.8 V buck and 3.3 V LDO, VIN must exceed VOUT2 + dropout (≥ 3.3 V + 0.137 V = 3.437 V) to sustain LDO regulation - so 3.45 V is the practical lower limit under full load.
Which package type is used by the TC1303C-ZI0EUNTR, and what thermal considerations apply?
The TC1303C-ZI0EUNTR uses a 10-pin 3×3 mm DFN package with exposed thermal pad (EP). Its θJA is 41°C/W on a 4-layer board with internal ground plane and thermal vias - requiring the EP to be soldered to AGND for effective heat dissipation, especially above 300 mA combined load.
TC1303C-ZI0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303C-ZI0EUNTR FAQ
1.How can I place an order for TC1303C-ZI0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-ZI0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-ZI0EUNTR reliable?
The price and inventory of TC1303C-ZI0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-ZI0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1303C-ZI0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-ZI0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-ZI0EUNTR?
TC1303C-ZI0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-ZI0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-ZI0EUNTR?
For technical support, including TC1303C-ZI0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-ZI0EUNTR requirements.
6.How does Aetrix verify that TC1303C-ZI0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1303C-ZI0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-ZI0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1303C-ZI0EUNTR?
All TC1303C-ZI0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-ZI0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-ZI0EUNTR part is unused and in its original packaging.
Return procedure for TC1303C-ZI0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-ZI0EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

