Microchip Technology TC1303C-ZP0EMF
- Part No.:
- TC1303C-ZP0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1303C-ZP0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,200
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-ZP0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs. It delivers 1.8 V @ 500 mA (buck) and 3.3 V @ 300 mA (LDO) from a 2.7–5.5 V input, features 2.0 MHz fixed-frequency PWM operation, 65 µA typical quiescent current, and operates across –40°C to +125°C junction temperature - used in portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303C-ZP0EMF datasheet, TC1303C-ZP0EMF pinout, TC1303C-ZP0EMF application, or TC1303C-ZP0EMF equivalent, key selection criteria include independent shutdown control for each regulator, simultaneous PG monitoring of both outputs, 137 mV LDO dropout at 200 mA, internal compensation, and compatibility with 3×3 mm DFN-10 packaging.
Technical Context
The TC1303C-ZP0EMF implements a synchronous buck stage with PFM/PWM auto-transition and an independently controlled LDO stage, both internally compensated and sharing a common analog ground (AGND) reference. Its power-good circuit monitors regulation status of both VOUT1 and VOUT2 with a 300 ms delay, enabling reliable processor reset sequencing.
It uses separate shutdown inputs (SHDN1 for buck, SHDN2 for LDO), supports adjustable (0.8–4.5 V) or fixed-output configurations for VOUT1, and offers standard fixed LDO outputs (1.5 V, 1.8 V, 2.5 V, 3.3 V). Thermal shutdown triggers at 165°C with 10°C hysteresis, and undervoltage lockout activates below 2.4 V on VIN.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V rails without external pre-regulation. |
| Buck Output Current | 500 mA maximum - sufficient for core voltage supply of low-power microcontrollers and FPGAs. |
| LDO Output Current | 300 mA maximum - powers I/O peripherals, sensors, or RF sections requiring low-noise bias. |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - enables high-efficiency operation even with tight input-output margins. |
| Quiescent Current | 65 µA typical total - minimizes battery drain in always-on portable applications. |
| Switching Frequency | 2.0 MHz fixed (PWM mode) - allows use of small 4.7 µH inductors and compact 4.7 µF output capacitors. |
| Power-Good Function | Monitors both VOUT1 and VOUT2 with 94% threshold and 300 ms delay - provides robust system reset signaling. |
Pinout & Package
TC1303C-ZP0EMF is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-density portable designs. Pin 11 (EP) must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown control | Active-high logic input (>45% VIN); enables/disables LDO output independently of buck stage. |
| 2 (VIN2) | LDO input supply | Accepts same input as VIN1 (buck input); requires short trace routing to minimize noise coupling. |
| 3 (VOUT2) | LDO regulated output | Delivers fixed 3.3 V (per ZP0EMF suffix); requires ≥1 µF ceramic capacitor to AGND for stability. |
| 4 (PG) | Power-good indicator | Open-drain output asserting when both VOUT1 and VOUT2 are within ±6% regulation; pulls low after 300 ms delay. |
| 5 (AGND) | Analog ground reference | Must connect to clean analog ground plane; separates noise-sensitive feedback paths from power ground (PGND). |
| 6 (PGND) | Power ground return | High-current return path for buck switch node (LX); routed separately from AGND to avoid ground bounce. |
| 7 (LX) | Buck switch node | Connects to external inductor; carries high di/dt switching current - requires short, wide copper trace. |
| 8 (VIN1) | Buck input supply | Main input for synchronous buck stage; shares source with VIN2 but routed separately for optimal layout. |
| 9 (SHDN1) | Buck shutdown control | Active-high logic input (>45% VIN); enables/disables buck regulator independently of LDO. |
| 10 (VFB1/VOUT1) | Buck feedback/sense | Configured as VOUT1 for fixed-output variants (e.g., 1.8 V); connects directly to buck output for regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staged power-up/down of buck and LDO outputs - critical for SoC voltage sequencing. |
| Simultaneous dual-output PG monitoring | PG asserts only when both VOUT1 and VOUT2 meet regulation thresholds - eliminates false resets in multi-rail systems. |
| Internal compensation | Eliminates need for external compensation components - reduces BOM count and layout complexity. |
| PFM/PWM auto-transition | Seamlessly shifts from PWM (heavy load) to PFM (light load) to maintain >85% efficiency down to 1 mA load. |
| Low-noise LDO output | 1.8 µV/√Hz output noise and 62 dB PSRR at ≤100 Hz - suitable for noise-sensitive analog/RF circuits. |
| Robust protection suite | Includes UVLO (2.4–2.7 V), overtemperature shutdown (165°C), and short-circuit current limiting on both outputs. |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
|
Use Scenario: Battery-powered handheld glucose meter with MCU core, display driver, and analog sensor front-end. IC Role / Device Role / Timing Role: TC1303C-ZP0EMF supplies 1.8 V to MCU core (buck) and 3.3 V to display interface and ADC reference (LDO), with coordinated PG signal ensuring safe boot. Use Value: 65 µA quiescent current extends battery life; 137 mV LDO dropout preserves headroom during battery sag; dual PG prevents firmware crash from partial rail failure. |
Use Scenario: Compact USB-powered oscilloscope module requiring stable analog supply and digital logic rail. IC Role / Device Role / Timing Role: TC1303C-ZP0EMF generates 1.8 V for FPGA fabric and 3.3 V for ADC drivers and USB PHY, with PG confirming both rails before data acquisition starts. Use Value: 2.0 MHz switching enables <1 mm² inductor footprint; internal compensation saves PCB area; open-drain PG interfaces directly with USB controller reset pin. |
| Industrial Handheld Terminals | Wearable Health Monitors |
|
Use Scenario: Ruggedized barcode scanner with ARM Cortex-M4, BLE radio, and LCD backlight. IC Role / Device Role / Timing Role: TC1303C-ZP0EMF powers 1.8 V core and 3.3 V I/O/peripherals; SHDN1/SHDN2 enable dynamic power gating during sleep modes. Use Value: –40°C to +125°C operating range ensures reliability in warehouse environments; 10-pin DFN fits constrained board space; UVLO prevents brownout operation. |
Use Scenario: ECG patch with ultra-low-power MCU, analog front-end, and Bluetooth LE transceiver. IC Role / Device Role / Timing Role: TC1303C-ZP0EMF delivers 1.8 V to MCU and 3.3 V to analog sensor chain; PG delay aligns with BLE stack initialization timing. Use Value: 300 mA LDO supports peak transmit current; 1.8 µV/√Hz noise avoids interference with µV-level biopotential signals; 3×3 mm DFN enables thin-profile design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16311-H/MS | Single 600 mA buck + 300 mA LDO; no dual PG monitoring - PG tracks buck only. | Suitable where only main rail supervision is required; lacks simultaneous dual-rail validation. | Select when cost sensitivity outweighs need for full-rail power-good assurance. |
| TPS65023RSBR | Triple-output (2 buck + 1 LDO); 2.25 MHz switching; higher IQ (85 µA); QFN-32 package. | Targets multi-rail SoCs (e.g., OMAP); larger footprint and higher complexity than TC1303C-ZP0EMF. | Choose for designs needing third regulated rail or higher integration beyond dual output. |
Compared with MCP16311-H/MS and TPS65023RSBR, TC1303C-ZP0EMF uniquely combines independent shutdown, true dual-output PG assertion, and ultra-low 65 µA quiescent current in a 3×3 mm DFN - making it optimal for space-constrained, battery-sensitive dual-rail applications where rail coordination is critical.
Availability
TC1303C-ZP0EMF is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature extremes.
Supply support for TC1303C-ZP0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, analog, and mixed-signal semiconductor solutions, emphasizing reliability, longevity, and broad ecosystem support for embedded applications.
The TC1303 family was designed specifically for portable and battery-operated systems needing compact, efficient dual-voltage regulation with intelligent power supervision - targeting cellular phones, PDAs, and handheld instrumentation.
FAQ
What output voltages does the TC1303C-ZP0EMF provide?
The TC1303C-ZP0EMF delivers a fixed 1.8 V output from its synchronous buck regulator (VOUT1) and a fixed 3.3 V output from its low-dropout linear regulator (VOUT2), as indicated by the "ZP0" suffix in the part number per Microchip's ordering guide. Both outputs are factory-trimmed to ±0.3% tolerance and internally compensated - no external resistors or compensation networks are required for these configurations.
How does the power-good (PG) function operate on the TC1303C-ZP0EMF?
The TC1303C-ZP0EMF's PG pin is an open-drain output that asserts low only after both VOUT1 and VOUT2 reach and sustain ≥94% of their nominal values for 300 ms. This dual-rail monitoring - unique to TC1303C and TC1304 variants - ensures system reset is withheld until all critical supplies are fully stabilized, preventing premature firmware execution in multi-rail devices.
Can the TC1303C-ZP0EMF support independent enable/disable of its two regulators?
Yes, the TC1303C-ZP0EMF provides fully independent control via SHDN1 (buck) and SHDN2 (LDO). Driving SHDN1 low disables only the buck regulator while leaving the LDO active, and vice versa. This enables flexible power sequencing - for example, powering the LDO first to initialize peripherals before enabling the core rail - without requiring external logic or timing circuits.
What package type and thermal characteristics apply to the TC1303C-ZP0EMF?
The TC1303C-ZP0EMF uses a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), rated for θJA = 41°C/W on a 4-layer board with internal ground plane and thermal vias. Its operating junction temperature spans –40°C to +125°C, and thermal shutdown activates at +165°C with 10°C hysteresis - ensuring robust operation in thermally demanding portable and industrial environments.
Is external compensation required for stability with the TC1303C-ZP0EMF?
No, the TC1303C-ZP0EMF is fully internally compensated for both its buck and LDO regulators. This eliminates the need for external compensation capacitors or resistors, simplifying design, reducing BOM count, and improving layout predictability - especially beneficial in space-constrained portable applications where board area is at a premium.
TC1303C-ZP0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1303C-ZP0EMF FAQ
1.How can I place an order for TC1303C-ZP0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-ZP0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-ZP0EMF reliable?
The price and inventory of TC1303C-ZP0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-ZP0EMF is usually 5 days.
3.What payment methods are accepted for TC1303C-ZP0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-ZP0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-ZP0EMF?
TC1303C-ZP0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-ZP0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-ZP0EMF?
For technical support, including TC1303C-ZP0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-ZP0EMF requirements.
6.How does Aetrix verify that TC1303C-ZP0EMF is sourced from the original manufacturer or authorized distributors?
All TC1303C-ZP0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-ZP0EMF meets industry standards.
7.What is the process for return or replacement of TC1303C-ZP0EMF?
All TC1303C-ZP0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-ZP0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-ZP0EMF part is unused and in its original packaging.
Return procedure for TC1303C-ZP0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-ZP0EMF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

