My Inquiry
My Account
Microchip Technology TC1303C-ZP0EUNTR
- Part No.:
- TC1303C-ZP0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303C-ZP0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,548
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-ZP0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs, 65 µA typical quiescent current, and operation from -40°C to +125°C junction temperature - used in portable medical instruments and USB-powered devices requiring tightly regulated dual-rail supplies.
For engineers reviewing the TC1303C-ZP0EUNTR datasheet, TC1303C-ZP0EUNTR pinout, TC1303C-ZP0EUNTR application, or TC1303C-ZP0EUNTR equivalent, this page delivers verified electrical parameters, validated package mapping, confirmed dual-output sequencing behavior, real-world thermal performance data, and precise alternative selection guidance for battery-powered embedded systems.
Technical Context
The TC1303C-ZP0EUNTR implements independent shutdown control for buck (SHDN1) and LDO (SHDN2) sections, enabling flexible power sequencing without external logic. Its buck stage operates at a fixed 2.0 MHz PWM frequency under heavy load and transitions automatically to PFM mode at light loads to maintain ultra-low IQ.
Power-good (PG) is an open-drain output with 300 ms delay that monitors regulation status of both VOUT1 and VOUT2 simultaneously - unlike TC1303A (buck-only) or TC1303B (LDO-only) variants - and asserts when either output falls below 92% or rises above 96% of nominal voltage, with ±30 ppm/°C threshold tempco.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - supports processor core rails with minimal external components |
| LDO Output Current | 300 mA max - powers I/O, memory, or analog circuitry with 137 mV dropout @200 mA |
| Total Quiescent Current | 65 µA typical - enables >1-year battery life in always-on portable applications |
| Switching Frequency | 2.0 MHz fixed (1.6–2.4 MHz range) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Operating Temp Range | -40°C to +125°C junction - qualified for automotive cabin and industrial edge environments |
| Power-Good Monitoring | Monitors both VOUT1 and VOUT2 - provides single reset signal for multi-rail SoCs without external OR-ing logic |
| Package | 10-pin 3×3 mm DFN - exposes thermal pad (EP) tied to AGND for 41°C/W θJA on 4-layer board |
Pinout & Package
TC1303C-ZP0EUNTR is housed in a 10-lead 3×3 mm DFN package with exposed thermal pad (EP) connected to AGND. Pin numbering follows standard DFN orientation (pin 1 top-left, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown input | Active-high logic input (>45% VIN); controls LDO enable independently of buck section |
| 2 VIN2 | LDO input supply | Accepts 2.7–5.5 V; must be short-traced to VIN1 to minimize noise coupling into LDO path |
| 3 VOUT2 | LDO regulated output | Delivers fixed or adjustable voltage (1.5/1.8/2.5/3.3 V); requires ≥1 µF ceramic capacitor to AGND |
| 4 PG | Power-good indicator | Open-drain output asserting low when both VOUT1 and VOUT2 are within ±4% regulation window |
| 5 AGND | Analog ground reference | Must connect to clean analog ground plane; separates noise-sensitive feedback paths from PGND |
| 6 PGND | Power ground return | High-current return for buck switch node; separate from AGND to prevent switching noise injection |
| 7 LX | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout and Kelvin connection to PGND |
| 8 VIN1 | Buck input supply | Accepts 2.7–5.5 V; shares input source with VIN2 per datasheet Note 8 |
| 9 SHDN1 | Buck shutdown input | Active-high logic input (>45% VIN); enables/disables buck regulator independently |
| 10 VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 for fixed-output versions; connects to resistor divider for adjustable versions (0.8–4.5 V) |
Key Features
| Feature | Design Value |
|---|---|
| Independent buck/LDO shutdown | Enables staggered power-up/down sequences without external timing circuitry |
| Automatic PWM-to-PFM transition | Maintains >85% efficiency at 1 mA load while holding IQ ≤65 µA |
| Internally compensated regulators | Eliminates need for external compensation networks - reduces BOM count and layout sensitivity |
| Low-noise buck architecture | 1.8 µV/√Hz output noise (≤1 kHz) and 62 dB PSRR at 100 Hz support noise-sensitive analog circuits |
| Dual-output power-good monitoring | Single PG signal confirms stability of both rails - simplifies system reset logic for dual-voltage SoCs |
Applications
| Portable Medical Instruments | USB-Powered Devices |
|---|---|
Use Scenario: Battery-powered glucose meters and handheld ultrasound probes requiring isolated, low-noise analog rails and stable digital core voltage. IC Role / Device Role / Timing Role: Dual-output PMIC delivering 1.8 V (buck) for MCU core and 3.3 V (LDO) for ADC/reference circuitry with simultaneous PG assertion. Use Value: 137 mV LDO dropout preserves battery runtime; 2.0 MHz switching minimizes inductor size in space-constrained enclosures. | Use Scenario: USB bus-powered test adapters and field-programmable logic modules drawing up to 500 mA from 5 V USB sources. IC Role / Device Role / Timing Role: Primary voltage translator generating 3.3 V (LDO) for I/O and 1.2 V (buck) for FPGA core from unregulated 4.75–5.25 V USB input. Use Value: 90%+ buck efficiency at full load reduces thermal stress; PG output synchronizes FPGA configuration with stable rail establishment. |
| Cellular Phones | Handheld PDAs |
Use Scenario: Feature phone baseband subsystems needing tightly regulated dual supplies with fast transient response during RF burst transmission. IC Role / Device Role / Timing Role: Power source for BB processor (buck) and RF transceiver bias (LDO), with PG used to gate clock enable during power ramp. Use Value: 31 µs LDO wake-up time ensures rapid recovery from sleep modes; ±0.3% output tolerance meets cellular RF IC requirements. | Use Scenario: Legacy PDA platforms with ARM9 processors and color LCD controllers requiring sequenced 1.8 V core and 2.5 V I/O rails. IC Role / Device Role / Timing Role: Dual-regulator supplying CPU core (buck) and display interface (LDO), with independent SHDN1/SHDN2 enabling software-controlled rail shutdown. Use Value: Independent shutdown reduces standby current to 0.05 µA; 10-pin DFN footprint fits narrow PCB margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1826-3302E/DB | Single 300 mA LDO only; no buck stage or PG monitoring | Requires external buck converter for dual-rail designs; lacks integrated power-good logic | Select only if existing design already includes discrete buck regulator and needs LDO upgrade |
| TPS65023RSBR | Triple-output (2 buck + 1 LDO); 2.25 MHz switching; 12-pin QFN; higher IQ (85 µA) | Supports more complex SoC power trees but increases layout area and cost | Choose when system requires third rail (e.g., DDR termination) and can accommodate larger footprint |
Compared with MCP1826-3302E/DB and TPS65023RSBR, TC1303C-ZP0EUNTR uniquely integrates buck+LDO+PG in a 3×3 mm DFN with lowest quiescent current (65 µA), making it optimal for space- and battery-limited dual-rail applications where third rail is unnecessary.
Availability
TC1303C-ZP0EUNTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered devices, and handheld PDAs requiring stable component supply across extended product lifecycles and varying production volumes.
Supply support for TC1303C-ZP0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog components, and power management ICs, with broad industrial and automotive qualification coverage.
The TC1303 family was designed specifically for battery-powered portable electronics needing compact, efficient dual-rail power conversion with integrated supervision - targeting cellular handsets, medical wearables, and USB-C peripheral devices.
FAQ
What output voltages does TC1303C-ZP0EUNTR support?
TC1303C-ZP0EUNTR supports fixed-output LDO voltages of 1.5 V, 1.8 V, 2.5 V, or 3.3 V, and a buck output configurable from 0.8 V to 4.5 V via external feedback resistors. The ZP0EUNTR variant is factory-set to 3.3 V for VOUT2 (LDO) and 1.8 V for VOUT1 (buck), as indicated by its part number suffix per Microchip's ordering guide.
How does the power-good (PG) function operate on TC1303C-ZP0EUNTR?
TC1303C-ZP0EUNTR's PG pin is an open-drain output that monitors both VOUT1 and VOUT2 simultaneously. It asserts low when either output falls below 92% of nominal voltage or rises above 96%, with a 300 ms delay to avoid false resets during transient conditions - distinct from TC1303A (buck-only) and TC1303B (LDO-only) variants.
Can TC1303C-ZP0EUNTR operate from a single 3.7 V Li-ion cell?
Yes, TC1303C-ZP0EUNTR supports input voltages from 2.7 V to 5.5 V, making it compatible with single-cell Li-ion (2.7–4.2 V) and USB 5 V sources. Its 137 mV LDO dropout at 200 mA and 280 mV buck dropout at 500 mA ensure regulation across the full discharge curve without brownout.
What thermal performance can be expected from TC1303C-ZP0EUNTR in a 3×3 mm DFN package?
In a typical 4-layer PCB with internal ground plane and two vias under the exposed pad, TC1303C-ZP0EUNTR achieves 41°C/W junction-to-ambient thermal resistance (θJA). At full 500 mA buck + 300 mA LDO load, junction temperature rise remains within safe limits up to +85°C ambient - validated per DS21949C-page 10 thermal specs.
Is TC1303C-ZP0EUNTR pin-compatible with other TC1303 variants?
Yes, all TC1303A/B/C and TC1304 variants share identical 10-pin DFN and MSOP footprints and pinouts. However, functional differences exist: TC1303C-ZP0EUNTR monitors both outputs for PG, while TC1303A monitors only VOUT1 and TC1303B only VOUT2 - requiring firmware or schematic review when substituting.
TC1303C-ZP0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303C-ZP0EUNTR FAQ
1.How can I place an order for TC1303C-ZP0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-ZP0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-ZP0EUNTR reliable?
The price and inventory of TC1303C-ZP0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-ZP0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1303C-ZP0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-ZP0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-ZP0EUNTR?
TC1303C-ZP0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-ZP0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-ZP0EUNTR?
For technical support, including TC1303C-ZP0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-ZP0EUNTR requirements.
6.How does Aetrix verify that TC1303C-ZP0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1303C-ZP0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-ZP0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1303C-ZP0EUNTR?
All TC1303C-ZP0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-ZP0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-ZP0EUNTR part is unused and in its original packaging.
Return procedure for TC1303C-ZP0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-ZP0EUNTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
