Microchip Technology TC1303C-ZS0EUN
- Part No.:
- TC1303C-ZS0EUN
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1303C-ZS0EUN.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,879
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1303C-ZS0EUN from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs. It delivers 90% typical efficiency at 2.0 MHz switching frequency, features 65 µA total quiescent current, 137 mV LDO dropout at 200 mA, and operates across –40°C to +125°C for portable medical instruments and USB-powered devices.
For engineers reviewing the TC1303C-ZS0EUN datasheet, TC1303C-ZS0EUN pinout, TC1303C-ZS0EUN application, or TC1303C-ZS0EUN equivalent, key selection criteria include independent shutdown control per rail, dual-output power-good assertion with 300 ms delay, fixed 2.0 MHz PWM-to-PFM transition, and compatibility with 1 µF ceramic output capacitors on the LDO.
Technical Context
The TC1303C-ZS0EUN implements a synchronous buck stage with integrated P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz oscillator, and automatic PWM-to-PFM mode transition under light load to minimize quiescent current. Its LDO stage uses internal compensation and achieves 137 mV dropout at 200 mA with ±0.3% output voltage tolerance.
Power-good logic monitors both VOUT1 and VOUT2 simultaneously with 94% high-threshold and 89% low-threshold hysteresis, 300 ms active timeout period, and open-drain PG output. Undervoltage lockout activates at 2.55 V (typical) with 200 mV hysteresis, and thermal shutdown triggers at 165°C with 10°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA maximum - supports core voltage rails for low-power processors and FPGAs |
| LDO Output Current | 300 mA maximum - powers I/O, sensors, or analog circuitry with minimal external components |
| Quiescent Current | 65 µA typical total - enables multi-week battery life in always-on portable systems |
| Switching Frequency | 2.0 MHz fixed - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - maintains regulation down to VIN2 = VOUT2 + 0.137 V |
| Operating Temperature | –40°C to +125°C junction - qualified for industrial and automotive cabin-edge applications |
| Power-Good Delay | 300 ms timeout - provides reliable processor reset timing without external RC networks |
Pinout & Package
TC1303C-ZS0EUN is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-density portable PCB layouts. Pin 11 (EP) must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown input | Active-high logic (>45% VIN); enables independent LDO disable for power sequencing |
| 2 (VIN2) | LDO input supply | Accepts 2.7–5.5 V; must be routed short and low-impedance to VIN1 |
| 3 (VOUT2) | LDO regulated output | Delivers fixed or adjustable voltage; requires ≥1 µF ceramic capacitor to AGND |
| 4 (PG) | Power-good indicator | Open-drain output asserting when both VOUT1 and VOUT2 are within ±6% regulation |
| 5 (AGND) | Analog ground reference | Separate low-noise ground node; must connect to dedicated analog ground plane |
| 6 (PGND) | Power ground return | High-current return path for buck switch; connects to power ground plane near LX |
| 7 (LX) | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout to minimize EMI |
| 8 (VIN1) | Buck input supply | Accepts 2.7–5.5 V; shared with VIN2 in most designs |
| 9 (SHDN1) | Buck shutdown input | Active-high logic (>45% VIN); enables independent buck disable |
| 10 (VFB1/VOUT1) | Buck feedback or output | Configurable: direct VOUT1 connection (fixed) or resistor divider (adjustable 0.8–4.5 V) |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow staggered enable/disable of buck and LDO rails for precise power sequencing |
| Dual-output power-good monitoring | PG asserts only when both VOUT1 and VOUT2 meet regulation thresholds - eliminates false resets |
| Internally compensated LDO | Requires only one 1 µF ceramic output capacitor - reduces BOM count and board area |
| PFM mode at light load | Automatically transitions from 2.0 MHz PWM to PFM below ~10 mA - cuts IQ to sub-µA levels |
| Robust protection suite | Includes UVLO (2.55 V), overtemperature (165°C), and short-circuit current limiting on both outputs |
Applications
| USB-Powered Portable Instrument | Handheld Medical Device |
|---|---|
Use Scenario: Battery-operated glucose meter with microcontroller, display, and sensor interface requiring clean 1.8 V core and 3.3 V I/O rails. IC Role / Device Role / Timing Role: Dual-output PMIC providing sequenced startup, independent rail control, and system reset via PG signal. Use Value: 65 µA quiescent current extends single-cell Li-ion battery life beyond 3 months in standby; 1 µF LDO capacitor minimizes footprint. | Use Scenario: Portable ECG monitor powered by 3.7 V Li-ion, needing stable 1.2 V MCU core and 2.5 V analog front-end supply. IC Role / Device Role / Timing Role: Integrated buck+LDO regulator delivering low-noise bias with simultaneous power-good confirmation for safe boot. Use Value: 137 mV LDO dropout enables full 2.5 V output even as battery discharges to 2.63 V; –40°C to +125°C rating ensures field reliability. |
| Cellular Phone Subsystem | Industrial Handheld Terminal |
Use Scenario: Baseband processor subsystem requiring 1.5 V core and 3.3 V peripheral voltage with fast wake-up from sleep mode. IC Role / Device Role / Timing Role: Power management unit managing rail enable timing, load transient response, and brown-out detection. Use Value: 31 µs LDO wake-up time meets 50 µs processor wake latency requirements; open-drain PG interfaces directly to ARM reset controller. | Use Scenario: Ruggedized barcode scanner operating in warehouses with wide ambient temperature swings and intermittent battery charging. IC Role / Device Role / Timing Role: Dual-rail power source with thermal shutdown and UVLO ensuring safe operation during voltage sags or overheating events. Use Value: 113°C/W MSOP thermal resistance (or 41°C/W DFN) sustains 500 mA buck load at 85°C ambient; 200 mV UVLO hysteresis prevents oscillation near cutoff. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP1826-3302E/DB | Single 300 mA LDO only; no buck stage or PG monitoring | Suitable only for single-rail biasing; cannot replace TC1303C-ZS0EUN's dual-output function | Select only if system already has separate buck converter and needs only auxiliary LDO with tighter initial accuracy (±1%) |
| TPS65023RGZR | Triple-output PMIC (2 buck + 1 LDO); 2.25 MHz switching; I²C programmability | Higher integration but larger 48-pin QFN; requires firmware configuration and external EEPROM | Choose when design needs dynamic voltage scaling or >2 regulated rails; avoid if minimizing firmware complexity and BOM is priority |
Compared with MCP1826-3302E/DB and TPS65023RGZR, TC1303C-ZS0EUN delivers verified dual-rail integration in a 10-pin DFN with zero-config power-good monitoring - ideal for cost-sensitive, space-constrained portable designs where simplicity and guaranteed startup timing are critical.
Availability
TC1303C-ZS0EUN is available at Aetrix Electronics and suitable for USB-powered devices, handheld medical instruments, and cellular phone subsystems requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TC1303C-ZS0EUN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, and Flash-IP solutions, serving industrial, automotive, communications, and consumer markets with high-reliability silicon and development tools.
The TC1303 family was designed specifically for portable electronics requiring ultra-low quiescent current, dual-rail power conversion, and integrated power-good signaling - targeting battery life extension and simplified system reset architecture.
FAQ
What output voltages does TC1303C-ZS0EUN support?
TC1303C-ZS0EUN supports an adjustable buck output from 0.8 V to 4.5 V (via external resistor divider on VFB1) and fixed LDO outputs of 1.5 V, 1.8 V, 2.5 V, or 3.3 V. The specific output configuration for TC1303C-ZS0EUN is factory-set and indicated by the suffix 'ZS0' - confirming 1.8 V buck and 3.3 V LDO outputs. Both rails maintain ±0.3% tolerance over load and temperature.
How does the power-good (PG) function operate in TC1303C-ZS0EUN?
In TC1303C-ZS0EUN, the PG pin is an open-drain output that asserts low only when both VOUT1 and VOUT2 are within 94% to 96% of their nominal values. It incorporates a 300 ms active timeout period and 2% hysteresis to prevent chatter during marginal conditions. This dual-monitoring behavior distinguishes TC1303C-ZS0EUN from TC1303A (buck-only monitoring) and TC1303B (LDO-only monitoring).
Can TC1303C-ZS0EUN operate with a single input source for both VIN1 and VIN2?
Yes - TC1303C-ZS0EUN is explicitly designed for single-input operation: VIN1 and VIN2 are intended to be tied together with short, low-impedance traces. The datasheet specifies that both inputs accept 2.7 V to 5.5 V and must share the same source. This simplifies layout and eliminates need for separate input filtering or sequencing between rails.
What thermal performance can be expected from TC1303C-ZS0EUN in its DFN package?
TC1303C-ZS0EUN in the 10-lead 3×3 mm DFN package has a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the exposed pad. At full 500 mA buck + 300 mA LDO load, this enables operation up to +85°C ambient without derating - validated by Microchip's thermal characterization in DS21949C-page 10.
Is external compensation required for the buck or LDO stages of TC1303C-ZS0EUN?
No - both the synchronous buck regulator and the LDO in TC1303C-ZS0EUN are internally compensated. The buck stage requires only a 4.7 µH inductor and 4.7 µF input/output capacitors; the LDO requires only a single 1 µF ceramic capacitor on VOUT2. This eliminates external compensation networks and reduces design risk associated with stability analysis.
TC1303C-ZS0EUN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1303C-ZS0EUN FAQ
1.How can I place an order for TC1303C-ZS0EUN through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1303C-ZS0EUN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1303C-ZS0EUN reliable?
The price and inventory of TC1303C-ZS0EUN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1303C-ZS0EUN is usually 5 days.
3.What payment methods are accepted for TC1303C-ZS0EUN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1303C-ZS0EUN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1303C-ZS0EUN?
TC1303C-ZS0EUN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1303C-ZS0EUN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1303C-ZS0EUN?
For technical support, including TC1303C-ZS0EUN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1303C-ZS0EUN requirements.
6.How does Aetrix verify that TC1303C-ZS0EUN is sourced from the original manufacturer or authorized distributors?
All TC1303C-ZS0EUN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1303C-ZS0EUN meets industry standards.
7.What is the process for return or replacement of TC1303C-ZS0EUN?
All TC1303C-ZS0EUN units undergo pre-shipment inspection (PSI). If there is an issue with TC1303C-ZS0EUN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1303C-ZS0EUN part is unused and in its original packaging.
Return procedure for TC1303C-ZS0EUN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1303C-ZS0EUN Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

