My Inquiry
My Account
Microchip Technology TC1304-VI0EMFTR
- Part No.:
- TC1304-VI0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1304-VI0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-VI0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with sequenced startup/shutdown, 300 ms power-good delay, 65 µA typical quiescent current, and operation from -40°C to +125°C junction temperature. It delivers tightly regulated core and bias voltages for battery-powered portable electronics.
For engineers reviewing the TC1304-VI0EMFTR datasheet, TC1304-VI0EMFTR pinout, TC1304-VI0EMFTR application, or TC1304-VI0EMFTR equivalent, key selection criteria include output sequencing control, dual-rail voltage accuracy under light/heavy load, integrated PG monitoring of both outputs, and thermal performance in compact DFN packaging.
Technical Context
The TC1304-VI0EMFTR implements independent PWM-to-PFM mode transition on the buck regulator to maintain high efficiency (>90% at heavy load) while minimizing quiescent current at light loads. Its LDO uses internal compensation and requires only a single 1 µF ceramic output capacitor.
Sequencing logic ensures VOUT2 (LDO) powers up before VOUT1 (buck) and shuts down after it - critical for processors requiring stable auxiliary supply before core rail activation. The open-drain PG output monitors regulation status of both outputs with 94% threshold and 2% hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA maximum - supports processor core rails without external boost or parallel stages |
| LDO Output Current | 300 mA maximum - sufficient for I/O, memory, or analog subsystems with minimal board area |
| Quiescent Current | 65 µA typical - extends battery life in always-on or low-power sleep modes |
| Switching Frequency | 2.0 MHz fixed (typical) - enables use of small 4.7 µH inductors and reduces EMI filtering burden |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - maintains regulation with tight input margins in Li-ion or USB-powered systems |
| Power-Good Delay | 300 ms - provides reliable processor reset timing during power-up sequences |
| Operating Temperature | -40°C to +125°C junction - qualified for industrial and automotive-adjacent portable applications |
Pinout & Package
TC1304-VI0EMFTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for thermal dissipation and space-constrained PCB layouts. Pin 11 (EP) must be connected to AGND per layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN | Active-low shutdown input | Controls sequenced enable/disable of both regulators; logic-high (>45% VIN) activates LDO first, then buck |
| 2 VIN2 | LDO input supply | Accepts same input as VIN1 (2.7–5.5 V); must be routed with minimal trace length to VIN1 |
| 3 VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per VI0 suffix); requires ≥1 µF ceramic capacitor to AGND |
| 4 PG | Power-good monitor output | Open-drain signal asserting when both VOUT1 and VOUT2 are within 94% of target; pulls low after 300 ms delay |
| 5 AGND | Analog ground reference | Separate ground return for feedback and regulation circuitry; must tie to system AGND plane |
| 6 PGND | Power ground return | High-current return path for buck switch node; requires low-inductance connection to AGND via multiple vias |
| 7 LX | Buck switch node | Connects to external inductor; carries high-frequency switching current; sensitive to layout parasitics |
| 8 VIN1 | Buck input supply | Main input (2.7–5.5 V); shared with VIN2; supplies both regulators |
| 9 VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 (fixed 1.2 V per VI0 suffix); no external divider required |
| 10 EP | Exposed thermal pad | Internally connected to AGND; mandatory solder connection for thermal performance and reliability |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced startup/shutdown | Guarantees VOUT2 (3.3 V LDO) powers up before and remains active after VOUT1 (1.2 V buck), preventing I/O latch-up in microcontrollers |
| Integrated dual-regulator solution | Eliminates need for discrete buck + LDO + sequencing logic, reducing BOM count and layout complexity by ≥4 components |
| Ultra-low quiescent current | 65 µA total device IQ enables >1-year battery life in coin-cell–powered IoT sensors with periodic wake-up |
| Internal compensation | Removes requirement for external compensation networks on either regulator, simplifying design validation |
| Robust protection suite | Includes undervoltage lockout (2.55 V nominal), overtemperature shutdown (165°C), and short-circuit current limiting on both outputs |
Applications
| Cellular Handheld Devices | USB-Powered Test Instruments |
|---|---|
Use Scenario: Compact handheld cellular transceiver module powered from single-cell Li-ion (3.0–4.2 V). IC Role / Device Role / Timing Role: Delivers 1.2 V core rail to baseband processor and 3.3 V I/O rail to RF front-end and display interface, with PG-driven reset sequencing. Use Value: Enables single-input dual-rail architecture with <1.5 mm² footprint and <70 µA standby draw - critical for form factor and runtime targets. | Use Scenario: Portable oscilloscope or logic analyzer drawing power exclusively from USB 2.0 (4.75–5.25 V). IC Role / Device Role / Timing Role: Generates clean 1.2 V digital core supply and noise-immune 3.3 V analog reference from noisy USB bus, using PG to gate FPGA configuration. Use Value: PSRR >62 dB at 100 Hz and <1.8 µV/√Hz output noise ensure measurement integrity without additional LDO post-regulation. |
| Medical Point-of-Care Sensors | Industrial Handheld Terminals |
Use Scenario: Battery-operated glucose meter or pulse oximeter requiring clinical-grade voltage stability across temperature. IC Role / Device Role / Timing Role: Supplies 1.2 V to ultra-low-power MCU and 3.3 V to precision ADC and sensor interface, with PG confirming both rails before sampling. Use Value: ±0.3% output tolerance and 25 ppm/°C tempco on VOUT2 ensure <0.1% full-scale error drift over -40°C to +85°C operating range. | Use Scenario: Ruggedized warehouse scanner operating in wide ambient (-20°C to +70°C) with intermittent charging. IC Role / Device Role / Timing Role: Provides sequenced 1.2 V CPU rail and 3.3 V communication interface (RS-232/USB PHY), surviving repeated cold-start cycles. Use Value: -40°C to +125°C junction rating and 300 ms PG delay prevent brownout-induced firmware corruption during battery swap or low-VIN transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16311-H/MS | Single 600 mA buck only; no integrated LDO or sequencing; requires external LDO and logic for dual-rail control | Suitable where LDO rail is omitted or implemented separately; lacks PG monitoring of both outputs | Select when cost sensitivity outweighs integration benefit and board space allows discrete LDO + timing circuit |
| TPS65023RGZR | Triple-output (2 buck + 1 LDO); higher IQ (120 µA); 16-pin QFN; supports I²C programmability but no built-in sequencing | Used in complex SoC platforms needing >2 rails; requires external sequencing controller or host firmware coordination | Choose for multi-rail SoC designs where flexibility and programmability justify larger size and higher quiescent draw |
Compared with MCP16311-H/MS and TPS65023RGZR, TC1304-VI0EMFTR uniquely integrates sequenced dual-rail generation, open-drain PG for both outputs, and sub-70 µA IQ in a 10-pin DFN - delivering lowest component count and smallest footprint for fixed 1.2 V/3.3 V portable applications.
Availability
TC1304-VI0EMFTR is available at Aetrix Electronics and suitable for cellular handheld devices, USB-powered test instruments, and medical point-of-care sensors requiring stable component supply and long-term production continuity.
Supply support for TC1304-VI0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The TC1303/TC1304 product line was designed specifically for space- and power-constrained portable electronics needing highly integrated, low-quiescent dual-rail power conversion with guaranteed sequencing and robust fault protection.
FAQ
What output voltages does TC1304-VI0EMFTR provide?
TC1304-VI0EMFTR provides a fixed 1.2 V output on VOUT1 (buck) and a fixed 3.3 V output on VOUT2 (LDO), as indicated by the "VI0" suffix per Microchip's naming convention. Both outputs are internally trimmed and require no external feedback resistors.
Does TC1304-VI0EMFTR support independent enable control for each regulator?
No - unlike TC1303 variants, TC1304-VI0EMFTR uses a single SHDN pin to initiate sequenced enable/disable: VOUT2 (LDO) turns on first and off last. Independent shutdown is not supported; this sequencing behavior is hardwired into the TC1304 architecture.
What is the function of the PG pin on TC1304-VI0EMFTR?
The PG pin on TC1304-VI0EMFTR is an open-drain output that asserts low after a 300 ms delay when both VOUT1 and VOUT2 reach ≥94% of their nominal values. It serves as a system reset enable signal and must be pulled up externally to a valid logic voltage.
Can TC1304-VI0EMFTR operate from a 3.3 V input source?
Yes - TC1304-VI0EMFTR operates with VIN from 2.7 V to 5.5 V. At 3.3 V input, the 1.2 V buck output functions normally, and the 3.3 V LDO operates in dropout (VIN ≈ VOUT), delivering regulated 3.3 V with 137 mV typical dropout voltage at 200 mA load.
Is thermal pad (EP) connection mandatory for TC1304-VI0EMFTR?
Yes - the exposed thermal pad (Pin 11, EP) on TC1304-VI0EMFTR must be soldered to AGND. Per DS21949C-page 10, θJA is 41°C/W only with proper thermal pad connection to a 4-layer board with internal ground plane and ≥2 thermal vias; omitting this degrades thermal performance and risks thermal shutdown.
TC1304-VI0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.2V, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1304-VI0EMFTR FAQ
1.How can I place an order for TC1304-VI0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-VI0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-VI0EMFTR reliable?
The price and inventory of TC1304-VI0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-VI0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1304-VI0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-VI0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-VI0EMFTR?
TC1304-VI0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-VI0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-VI0EMFTR?
For technical support, including TC1304-VI0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-VI0EMFTR requirements.
6.How does Aetrix verify that TC1304-VI0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1304-VI0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-VI0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1304-VI0EMFTR?
All TC1304-VI0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-VI0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-VI0EMFTR part is unused and in its original packaging.
Return procedure for TC1304-VI0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-VI0EMFTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
