My Inquiry
My Account
Microchip Technology TC1304-VI0EUNTR
- Part No.:
- TC1304-VI0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1304-VI0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,611
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-VI0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with sequenced startup/shutdown, 300 ms power-good delay, 65 µA typical quiescent current, and operation from -40°C to +125°C junction temperature. It delivers tightly regulated core and bias voltages for portable processors in USB-powered devices.
For engineers reviewing the TC1304-VI0EUNTR datasheet, TC1304-VI0EUNTR pinout, TC1304-VI0EUNTR application, or TC1304-VI0EUNTR equivalent, key selection criteria include output sequencing capability, dual-regulator efficiency trade-offs, PG monitoring of both outputs, thermal performance in 3×3 DFN, and compatibility with 1 µF LDO output capacitance.
Technical Context
The TC1304-VI0EUNTR implements independent control logic for buck and LDO sections, enabling true output sequencing: LDO enables first, then buck regulator follows with controlled ramp. Its 2.0 MHz fixed-frequency PWM buck stage transitions automatically to PFM mode under light load to maintain ultra-low IQ.
Power-good monitoring is implemented as an open-drain output referencing both VOUT1 and VOUT2 regulation thresholds (94% high, 92% low), with 2% hysteresis and 300 ms active timeout - specifically designed for processor reset assertion timing compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA maximum - supports core voltage rails for ARM Cortex-M or low-power application processors |
| LDO Output Current | 300 mA maximum - supplies I/O, memory, or peripheral bias with 137 mV dropout @ 200 mA |
| Quiescent Current | 65 µA typical total device IQ - enables >1-week battery life in always-on sensor nodes |
| Switching Frequency | 2.0 MHz fixed (1.6–2.4 MHz range) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Operating Temperature | -40°C to +125°C junction - qualified for automotive cabin and industrial edge computing environments |
| Power-Good Delay | 300 ms active timeout - meets JEDEC JESD22-A103 standard for processor reset hold time |
| Input Voltage Range | 2.7 V to 5.5 V - compatible with single-cell Li-ion (3.0–4.2 V), USB 5 V, and 3.3 V system rails |
Pinout & Package
TC1304-VI0EUNTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-power-density portable designs. Pin 11 (EP) must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN | Active-low enable input | Controls full sequencing: asserts LDO first, then buck after internal delay - no external timing components required |
| 2 VIN2 | LDO input supply | Accepts same input as VIN1; requires low-ESR bulk capacitor near pin to suppress LDO input ripple |
| 3 VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per VI0EUNTR suffix); requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 PG | Open-drain power-good | Asserts low when both VOUT1 and VOUT2 are within ±6% regulation - pulls up externally to host reset line |
| 5 AGND | Analog ground reference | Must be connected to clean analog ground plane; separate from PGND to minimize switching noise coupling |
| 6 PGND | Power ground return | High-current return path for buck switch node; ties to AGND only at single point near EP |
| 7 LX | Buck switch node | Connects to external 4.7 µH inductor; requires tight layout to minimize EMI and voltage spikes |
| 8 VIN1 | Buck input supply | Primary input for buck stage; must be tied directly to VIN2 with short, wide trace |
| 9 VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 (fixed 1.2 V per VI0EUNTR suffix); connects directly to output capacitor |
| 10 EP | Exposed thermal pad | Internally connected to AGND; mandatory solder connection for thermal dissipation and noise reduction |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced startup/shutdown | Guarantees LDO powers up before buck regulator - prevents backfeeding and ensures clean processor boot sequence |
| Automatic PWM-to-PFM transition | Maintains >85% efficiency down to 1 mA load without firmware intervention or external mode control |
| Internal compensation | Eliminates need for external compensation network - reduces BOM count and layout sensitivity |
| Dual-output power-good monitoring | PG asserts only when both regulators meet regulation tolerance - avoids false resets during transient load events |
| Thermal and overcurrent protection | Shuts down at 165°C with 10°C hysteresis; limits peak current to 700 mA on buck switch - protects against sustained overload |
Applications
| USB-C Powered IoT Sensor Hub | Medical Handheld Ultrasound Probe |
|---|---|
Use Scenario: Compact battery-backed sensor aggregator drawing power from USB-C PD source (5 V), requiring isolated 1.2 V core and 3.3 V I/O rails. IC Role / Device Role / Timing Role: TC1304-VI0EUNTR provides sequenced dual-rail power with PG-driven MCU reset coordination and 300 ms hold-off for firmware initialization. Use Value: Enables single-input, dual-output architecture with <1 mm² footprint - eliminates discrete LDO and sequencing IC, reducing layer count and cost. | Use Scenario: Portable ultrasound probe operating from Li-ion battery (3.0–4.2 V), powering FPGA core (1.2 V) and analog front-end (3.3 V) with strict reset timing. IC Role / Device Role / Timing Role: TC1304-VI0EUNTR delivers regulated rails with guaranteed startup order and PG signal synchronized to FPGA configuration clock domain. Use Value: Meets IEC 60601-1 creepage requirements via integrated sequencing - avoids external RC timers and improves ESD robustness. |
| Industrial Edge Controller | Automotive Cabin Infotainment Module |
Use Scenario: DIN-rail mounted controller powered from 5 V DC bus, supplying 1.2 V to ARM Cortex-A53 and 3.3 V to CAN transceivers and SD card interface. IC Role / Device Role / Timing Role: TC1304-VI0EUNTR manages rail generation and monitors both outputs for brownout detection, triggering safe shutdown via PG deassertion. Use Value: -40°C to +125°C rating ensures reliable operation in uncooled enclosures - eliminates need for derating or thermal throttling. | Use Scenario: In-dash display module powered from vehicle 5 V supply, requiring 1.2 V SoC core and 3.3 V display interface with AEC-Q200 stress resilience. IC Role / Device Role / Timing Role: TC1304-VI0EUNTR provides automotive-grade dual-rail power with UVLO (2.55 V threshold) and thermal shutdown (165°C) for engine-bay proximity. Use Value: DFN package withstands 2000+ thermal cycles - outperforms MSOP in vibration-prone environments without solder fatigue. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-VI0EUNTR | No sequencing; independent SHDN1/SHDN2 pins; PG monitors both outputs identically | Suitable where LDO and buck can power up simultaneously - e.g., non-processor systems with decoupled domains | Select when sequencing adds unnecessary complexity and independent shutdown control is preferred |
| TPS65023BRSBR | Triple-output (2 buck + 1 LDO); higher IQ (120 µA); 2.25 MHz switching; QFN-32 package | Supports more complex SoC power trees (e.g., DDR termination, PLL core) but requires larger PCB area and layout effort | Choose when additional rails or higher current (up to 1 A buck) are needed - not a drop-in replacement |
Compared with TC1303C-VI0EUNTR, TC1304-VI0EUNTR adds deterministic sequencing at identical quiescent current and package size; versus TPS65023BRSBR, it trades rail count and current headroom for minimal footprint and lower system-level BOM cost in dual-rail applications.
Availability
TC1304-VI0EUNTR is available at Aetrix Electronics and suitable for USB-powered IoT gateways, handheld medical diagnostics, and industrial edge controllers requiring stable component supply across multi-year production cycles.
Supply support for TC1304-VI0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs for industrial, automotive, and consumer applications.
The TC1303/TC1304 product line was engineered to replace discrete buck-LDO combinations in space-constrained portable electronics, emphasizing ultra-low IQ, integrated sequencing, and simplified layout through internal compensation.
FAQ
What output voltages does the TC1304-VI0EUNTR provide?
The TC1304-VI0EUNTR delivers a fixed 1.2 V output on VOUT1 (buck regulator) and a fixed 3.3 V output on VOUT2 (LDO), as indicated by the "VI0E" suffix per Microchip's naming convention. Both outputs are factory-trimmed to ±0.3% tolerance over temperature and load, eliminating need for external feedback resistors or calibration.
Does the TC1304-VI0EUNTR require external compensation components?
No, the TC1304-VI0EUNTR features fully internal compensation for both the buck and LDO regulators. This design eliminates external compensation networks, reduces PCB area, and removes sensitivity to capacitor ESR variations - simplifying design validation and improving production yield for the TC1304-VI0EUNTR.
How does the power-good (PG) function operate on the TC1304-VI0EUNTR?
The TC1304-VI0EUNTR's PG pin is an open-drain output that asserts low only when both VOUT1 and VOUT2 are within 94% (rising) or 92% (falling) of their nominal values, with 2% hysteresis. Its 300 ms active timeout ensures compliant processor reset timing, and it requires an external pull-up resistor to the host reset rail.
What is the thermal performance of the TC1304-VI0EUNTR in its DFN package?
The TC1304-VI0EUNTR in 10-lead DFN achieves a typical θJA of 41°C/W on a 4-layer board with internal ground plane and two vias under the exposed pad. At 500 mA buck + 300 mA LDO load, junction temperature rise remains below 45°C above ambient - well within the +125°C max rating even at 85°C ambient.
Can the TC1304-VI0EUNTR operate from a single 3.3 V input supply?
No - the TC1304-VI0EUNTR requires minimum 2.7 V input, but its buck regulator cannot generate 1.2 V from 3.3 V with sufficient headroom due to dropout and switching losses. For 3.3 V input, use TC1304-VI0EUNTR only if VOUT1 is configured as adjustable (via external divider) or select a variant with lower VOUT1 such as TC1304-NB0EUNTR (0.8 V).
TC1304-VI0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.2V, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1304-VI0EUNTR FAQ
1.How can I place an order for TC1304-VI0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-VI0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-VI0EUNTR reliable?
The price and inventory of TC1304-VI0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-VI0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1304-VI0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-VI0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-VI0EUNTR?
TC1304-VI0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-VI0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-VI0EUNTR?
For technical support, including TC1304-VI0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-VI0EUNTR requirements.
6.How does Aetrix verify that TC1304-VI0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1304-VI0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-VI0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1304-VI0EUNTR?
All TC1304-VI0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-VI0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-VI0EUNTR part is unused and in its original packaging.
Return procedure for TC1304-VI0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-VI0EUNTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
