Microchip Technology TC1304-ZA0EMFTR
- Part No.:
- TC1304-ZA0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1304-ZA0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-ZA0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with independent sequencing control, 300 ms power-good delay, 65 µA typical quiescent current, and operation from -40°C to +125°C. It delivers core and bias voltages for portable processors in USB-powered devices and handheld medical instruments.
For engineers reviewing the TC1304-ZA0EMFTR datasheet, TC1304-ZA0EMFTR pinout, TC1304-ZA0EMFTR application, or TC1304-ZA0EMFTR equivalent, key selection criteria include sequenced startup/shutdown behavior, dual-output monitoring via open-drain PG, 2.0 MHz fixed-frequency PWM with automatic PFM transition, and compatibility with 1 µF LDO output capacitance.
Technical Context
The TC1304-ZA0EMFTR implements independent enable sequencing: SHDN assertion initiates controlled shutdown of VOUT2 before VOUT1, while release triggers VOUT2 ramp-up prior to VOUT1. Its buck stage uses internal N- and P-channel MOSFETs (RDS(on) = 450 mΩ each) and operates at 2.0 MHz ±20% across input voltage and temperature.
The LDO stage features 137 mV typical dropout at 200 mA, 25 ppm/°C output voltage tempco, and 62 dB PSRR at ≤100 Hz. Power-good logic monitors both outputs simultaneously with 94% high-threshold and 89% low-threshold hysteresis, generating an open-drain signal with 262 ms nominal active timeout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output 1 Type | 500 mA synchronous buck regulator with adjustable (0.8–4.5 V) or fixed (0.8/1.2/1.5/1.8/2.5/3.3 V) output |
| Output 2 Type | 300 mA LDO with fixed 1.5 V, 1.8 V, 2.5 V, or 3.3 V output (ZA0 variant = 1.5 V / 3.3 V) |
| Quiescent Current | 65 µA typical total device IQ enables >10-year battery life in always-on portable systems |
| Switching Frequency | 2.0 MHz fixed PWM frequency allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Power-Good Function | Monitors both VOUT1 and VOUT2 simultaneously with 300 ms delay; open-drain PG output for processor reset coordination |
| Operating Temperature | -40°C to +125°C junction range supports automotive cabin and industrial edge deployments |
| Package | 10-pin 3×3 mm DFN with exposed thermal pad (EP), θJA = 41°C/W on 4-layer board |
Pinout & Package
TC1304-ZA0EMFTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for thermal performance in space-constrained portable designs. Pin 11 (EP) must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN | Sequencing shutdown input | Active-low logic input controlling ordered startup/shutdown of both regulators; VIH > 45% VIN, VIL < 15% VIN |
| 2 VIN2 | LDO input supply | Accepts 2.7–5.5 V input; must be tied closely to VIN1 to minimize noise coupling into LDO path |
| 3 VOUT2 | LDO regulated output | Delivers fixed 1.5 V or 3.3 V (ZA0 = 1.5 V / 3.3 V); requires ≥1 µF ceramic capacitor to AGND |
| 4 PG | Power-good monitor output | Open-drain output asserting when both VOUT1 and VOUT2 are within 94% of regulation; 300 ms delay ensures stable reset timing |
| 5 AGND | Analog ground reference | Separate analog ground node; must connect to low-impedance AGND plane, isolated from PGND where possible |
| 6 PGND | Power ground return | High-current return path for buck switch node; requires direct low-inductance connection to input capacitor negative |
| 7 LX | Buck switch node | Connects to external 4.7 µH inductor; carries high di/dt switching current; layout critical for EMI control |
| 8 VIN1 | Buck input supply | Primary input for buck stage (2.7–5.5 V); tie directly to VIN2 with short, wide trace |
| 9 VFB1/VOUT1 | Buck feedback or output | For ZA0: connects to 3.3 V buck output; for adjustable versions, accepts resistor divider feedback |
| 10 EP | Exposed thermal pad | Internally connected to AGND; must be soldered to PCB thermal pad for θJA = 41°C/W performance |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced startup/shutdown | Guarantees VOUT2 powers up before VOUT1 and shuts down after VOUT1, preventing backfeeding in multi-rail systems |
| Automatic PWM-to-PFM mode transition | Maintains >85% efficiency at light loads without external control, extending battery runtime in sleep modes |
| Both outputs internally compensated | Eliminates need for external compensation components-only input/output capacitors and inductor required for full operation |
| Integrated protection suite | Includes undervoltage lockout (2.55 V nominal), overtemperature shutdown (165°C), and output short-circuit limiting (240 mA avg for LDO) |
| Low-noise buck architecture | 2.0 MHz switching minimizes output ripple; measured 1.8 µV/√Hz broadband noise on LDO output enhances ADC/Sensor accuracy |
Applications
| USB-Powered Portable Instrument | Handheld Medical Device |
|---|---|
Use Scenario: Battery-powered glucose meter with microcontroller, LCD, and analog sensor front-end requiring clean 1.5 V and 3.3 V rails. IC Role / Device Role / Timing Role: TC1304-ZA0EMFTR provides sequenced 1.5 V LDO (for analog circuitry) and 3.3 V buck (for digital core), with PG coordinating MCU reset after both rails stabilize. Use Value: 65 µA quiescent current extends single-CR2032 battery life beyond 3 years in standby; 1 µF LDO output cap saves board area. | Use Scenario: Portable ECG monitor operating from Li-ion (3.0–4.2 V) with real-time DSP and wireless BLE transmission. IC Role / Device Role / Timing Role: Delivers 3.3 V to BLE SoC and 1.5 V to precision op-amp signal chain; sequenced shutdown prevents data corruption during power-down. Use Value: 2.0 MHz buck switching avoids AM radio band interference; 62 dB PSRR at 100 Hz suppresses switching noise coupling into analog front-end. |
| Industrial Edge Sensor Node | Ultra-Low-Power IoT Tracker |
Use Scenario: Remote vibration sensor node powered by energy harvesting (2.7–5.5 V input) with wake-on-event MCU and RF transceiver. IC Role / Device Role / Timing Role: Supplies 3.3 V to MCU/transceiver and 1.5 V to MEMS accelerometer; PG signal triggers wake interrupt only after both rails are valid. Use Value: 300 ms PG delay ensures reliable reset under brown-out conditions; -40°C to +125°C rating supports deployment in uncontrolled environments. | Use Scenario: GPS asset tracker using coin-cell battery with periodic location reporting and deep-sleep intervals exceeding 30 minutes. IC Role / Device Role / Timing Role: Powers 3.3 V MCU and 1.5 V RTC/sensor interface; automatic PFM mode reduces IQ to ~38 µA in sleep, maximizing battery longevity. Use Value: Dual-output integration eliminates discrete LDO, reducing BOM count by 2 parts and PCB area by 25 mm² vs. discrete solution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-ZA0EMFTR | No sequencing; simultaneous enable/disable of both outputs; identical pinout and output voltages | Suitable where rail ordering is not required; lacks TC1304's controlled power-up/down sequence | Select TC1303C-ZA0EMFTR only if system-level sequencing is handled externally or unnecessary |
| TPS65023RGTR | Triple-output (2 buck + 1 LDO); higher IQ (100 µA); no integrated PG monitoring of both rails | Supports more complex SoC power trees but adds design overhead for unused third rail and external PG logic | Choose TPS65023RGTR only when three regulated rails are needed and sequencing is managed separately |
Compared with TC1303C-ZA0EMFTR and TPS65023RGTR, TC1304-ZA0EMFTR uniquely delivers verified, hardware-enforced sequencing between its two outputs-critical for preventing latch-up in mixed-signal SoCs-while maintaining lowest system IQ and minimal external component count.
Availability
TC1304-ZA0EMFTR is available at Aetrix Electronics and suitable for USB-powered portable instruments, handheld medical devices, industrial edge sensor nodes, and ultra-low-power IoT trackers requiring stable component supply across extended product lifecycles.
Supply support for TC1304-ZA0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The TC1303/TC1304 family was designed specifically for space- and power-constrained portable electronics needing tightly regulated dual supplies with intelligent power sequencing and ultra-low quiescent current.
FAQ
What output voltages does the TC1304-ZA0EMFTR provide?
The TC1304-ZA0EMFTR provides a fixed 3.3 V output from its synchronous buck regulator and a fixed 1.5 V output from its low-dropout linear regulator. These values are factory-set for the ZA0 variant and require no external feedback resistors. Both outputs are monitored by the integrated power-good function, which asserts only when both rails are within 94% of their nominal values.
How does the TC1304-ZA0EMFTR implement power sequencing?
The TC1304-ZA0EMFTR implements hardware-based sequencing via its single SHDN pin: upon de-assertion, VOUT2 (1.5 V LDO) ramps up first, followed by VOUT1 (3.3 V buck) after a controlled delay; upon assertion, VOUT2 shuts down before VOUT1. This eliminates need for external timers or GPIO coordination, ensuring deterministic behavior across temperature and voltage.
What is the minimum input voltage required for the TC1304-ZA0EMFTR to regulate both outputs?
The TC1304-ZA0EMFTR requires a minimum input voltage of 2.7 V, but actual functional minimum depends on output configurations: for 3.3 V buck output, VIN must exceed 3.3 V + 280 mV (dropout) = 3.58 V; for 1.5 V LDO output, VIN must exceed 1.5 V + 137 mV = 1.637 V. Therefore, 3.58 V is the binding constraint to maintain regulation on both rails simultaneously.
Can the TC1304-ZA0EMFTR operate from a single 3.6 V Li-ion cell throughout its discharge curve?
Yes-the TC1304-ZA0EMFTR operates across 2.7 V to 5.5 V input, fully covering the 3.6 V nominal to 2.7 V cutoff range of a discharged Li-ion cell. At 2.7 V input, the 3.3 V buck output remains functional (with reduced headroom), while the 1.5 V LDO maintains regulation with 137 mV dropout-ensuring uninterrupted operation down to end-of-life battery voltage.
What thermal performance can be expected from the TC1304-ZA0EMFTR in a 10-pin DFN package?
In a standard 4-layer PCB with internal ground plane and two thermal vias under the exposed pad, the TC1304-ZA0EMFTR achieves θJA = 41°C/W. At full 500 mA buck + 300 mA LDO load with 3.6 V input, worst-case power dissipation is ~450 mW, resulting in ~18.5°C rise above ambient-well within the -40°C to +125°C junction limit even at 105°C ambient.
TC1304-ZA0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 3.3V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1304-ZA0EMFTR FAQ
1.How can I place an order for TC1304-ZA0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-ZA0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-ZA0EMFTR reliable?
The price and inventory of TC1304-ZA0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-ZA0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1304-ZA0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-ZA0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-ZA0EMFTR?
TC1304-ZA0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-ZA0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-ZA0EMFTR?
For technical support, including TC1304-ZA0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-ZA0EMFTR requirements.
6.How does Aetrix verify that TC1304-ZA0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1304-ZA0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-ZA0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1304-ZA0EMFTR?
All TC1304-ZA0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-ZA0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-ZA0EMFTR part is unused and in its original packaging.
Return procedure for TC1304-ZA0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-ZA0EMFTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

