Microchip Technology TC1304-ZA0EUNTR
- Part No.:
- TC1304-ZA0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1304-ZA0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,025
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-ZA0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with sequenced startup/shutdown, 300 ms power-good delay, and operation from 2.7V to 5.5V input. It delivers 1.8V/500 mA (buck) and 2.5V/300 mA (LDO) in a 10-pin 3×3 mm DFN package, targeting portable medical instruments and USB-powered devices requiring tight voltage sequencing.
For engineers reviewing the TC1304-ZA0EUNTR datasheet, TC1304-ZA0EUNTR pinout, TC1304-ZA0EUNTR application, or TC1304-ZA0EUNTR equivalent, key selection criteria include its dual-output sequencing capability, 65 µA typical quiescent current, 2.0 MHz fixed-frequency PWM operation, 137 mV LDO dropout at 200 mA, and open-drain PG output monitoring both regulators - critical for processor reset coordination in battery-constrained systems.
Technical Context
The TC1304-ZA0EUNTR implements independent control logic for buck and LDO outputs with hardware-enforced sequencing: LDO enables first, followed by buck regulator on startup; reverse order on shutdown. Its synchronous buck stage uses integrated P- and N-channel MOSFETs (RDS(on) = 450 mΩ each) and transitions automatically between PWM and PFM modes to maintain efficiency across load ranges.
The LDO employs internal compensation and requires only a single 1 µF ceramic output capacitor. Power-good generation monitors both VOUT1 and VOUT2 simultaneously with 94% threshold hysteresis and 300 ms active timeout, meeting processor reset timing requirements without external circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 5.5V - supports single-cell Li-ion (2.7–4.2V) and USB 5V rails without pre-regulation |
| Buck Output Current | 500 mA - sufficient for core voltage of ARM Cortex-M4/M7 microcontrollers |
| LDO Output Current | 300 mA - powers I/O peripherals, sensors, or RF front-ends with low noise |
| Quiescent Current | 65 µA typical - extends battery life in always-on portable medical devices |
| Switching Frequency | 2.0 MHz fixed - enables use of small 4.7 µH inductors and compact PCB layout |
| LDO Dropout Voltage | 137 mV @ 200 mA - maintains regulation down to 2.837V input for 2.7V LDO output |
| Power-Good Delay | 300 ms active timeout - meets Intel/ARM processor reset assertion timing requirements |
Pinout & Package
TC1304-ZA0EUNTR is housed in a thermally enhanced 10-pin 3×3 mm DFN package with exposed thermal pad (EP) connected to AGND. The package supports high-power-density layouts and achieves θJA = 41°C/W on a 4-layer board with internal ground plane and two vias under the EP.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN | Active-low enable input | Controls sequenced startup/shutdown of both regulators; logic-high (>45% VIN) enables LDO first, then buck |
| 2 - VIN2 | LDO input supply | Accepts same input as VIN1; must be routed with minimal trace length to reduce noise coupling into LDO path |
| 3 - VOUT2 | LDO regulated output | Delivers fixed 2.5V; requires ≥1 µF ceramic capacitor to AGND for stability and transient response |
| 4 - PG | Open-drain power-good indicator | Pulls low when both VOUT1 and VOUT2 are within ±6% of nominal; 300 ms delay ensures valid reset hold time |
| 5 - AGND | Analog ground reference | Must be tied to clean analog ground plane; separate from PGND to minimize switching noise injection into LDO feedback |
| 6 - PGND | Power ground return | Carries high-frequency buck switch currents; connects to thermal pad and must be solidly stitched to inner ground plane |
| 7 - LX | Buck switch node | Connects to external inductor; requires short, wide trace to minimize EMI and voltage spikes during switching |
| 8 - VIN1 | Buck input supply | Primary input for buck stage; shares source with VIN2 but routed separately to avoid LDO supply contamination |
| 9 - VFB1/VOUT1 | Buck feedback or output | Configured as VOUT1 (fixed 1.8V); no external divider needed - simplifies layout and reduces BOM count |
| 10 - EP | Thermal pad | Internally connected to AGND; must be soldered to PCB copper area for thermal dissipation and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced startup/shutdown | Hardware-controlled LDO-first enable and buck-first disable prevents backfeeding and ensures safe power domain sequencing |
| Both outputs internally compensated | Eliminates need for external compensation components - reduces design risk and saves board space |
| 2.0 MHz fixed-frequency PWM | Enables use of sub-5 mm inductors and minimizes EMI filtering requirements in space-constrained portable designs |
| Automatic PWM-to-PFM mode transition | Maintains >85% efficiency at light loads (<10 mA) without software intervention or external control signals |
| Open-drain PG monitoring both outputs | Single reset signal confirms stable operation of entire dual-rail system - reduces component count vs. discrete monitoring |
| Overtemperature and short-circuit protection | Thermal shutdown at 165°C with 10°C hysteresis and cycle-by-cycle current limiting prevent damage during fault conditions |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-operated glucose meter with ARM-based MCU, display, and analog sensor front-end. IC Role / Device Role / Timing Role: Provides 1.8V core rail (buck) and 2.5V analog/reference rail (LDO) with synchronized power-up to prevent ADC initialization errors. Use Value: Sequencing eliminates need for external reset supervisor; 65 µA IQ extends 200 mAh coin-cell life to >1 year in standby. | Use Scenario: Handheld oscilloscope powered via USB 5V bus with FPGA, ADC, and LCD interface. IC Role / Device Role / Timing Role: Generates clean 1.8V FPGA core voltage and noise-sensitive 2.5V ADC reference voltage with PG-driven system reset. Use Value: 137 mV LDO dropout allows full 2.5V output even at USB low-voltage limit (4.4V), ensuring measurement accuracy. |
| Industrial Handheld Terminals | Wearable Health Monitors |
Use Scenario: Rugged barcode scanner with Bluetooth LE radio, imager, and touch interface operating from 3.7V Li-ion. IC Role / Device Role / Timing Role: Delivers sequenced 1.8V digital rail and 2.5V sensor bias rail; PG asserts reset until both rails stabilize post-wake. Use Value: 300 ms PG delay satisfies ARM Cortex-M reset timing spec; DFN package fits <100 mm² PCB area budget. | Use Scenario: ECG patch with ultra-low-power MCU, analog front-end, and BLE transceiver running on 30 mAh thin-film battery. IC Role / Device Role / Timing Role: Supplies 1.8V MCU core and 2.5V precision op-amp rail; PFM mode cuts IQ to 38 µA at sleep current. Use Value: Dual-output integration replaces two discrete regulators, reducing solution size by 45% and BOM cost by $0.32/unit. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Triple-output (2 buck + 1 LDO), 2.25 MHz switching, higher IQ (120 µA), QFN-24 package | Supports additional rail for memory or RF; larger footprint and higher quiescent current | Choose when third regulated output is required and board space permits larger package |
| RT8059ZSP | Dual buck (no LDO), 3 MHz switching, 25 µA IQ, WDFN-10 package | Lacks linear regulator - unsuitable for noise-sensitive analog rails; better for digital-only multi-rail systems | Prefer when both rails are digital and lowest possible IQ is critical; not suitable for mixed-signal applications |
Compared with TPS65023RSBR and RT8059ZSP, TC1304-ZA0EUNTR uniquely combines buck+LDO in a compact DFN with hardware sequencing and ultra-low 65 µA IQ - making it optimal for space- and battery-limited portable medical and USB devices needing clean analog power.
Availability
TC1304-ZA0EUNTR is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TC1304-ZA0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The TC1303/TC1304 product line was designed specifically for portable and battery-powered applications requiring dual-rail power with sequencing, low quiescent current, and minimal external components - targeting medical, instrumentation, and handheld computing segments.
FAQ
What output voltages does the TC1304-ZA0EUNTR provide?
The TC1304-ZA0EUNTR provides fixed 1.8V from its synchronous buck regulator (VOUT1) and fixed 2.5V from its low-dropout linear regulator (VOUT2). These values are factory-programmed and do not require external feedback resistors. Both outputs are specified over the full -40°C to +125°C junction temperature range with ±0.3% tolerance, enabling reliable operation in portable medical and industrial environments where thermal stability is critical. The TC1304-ZA0EUNTR datasheet confirms these outputs in Table 1-1 and Figure 2-11 through 2-13.
How does the power-good (PG) function operate on the TC1304-ZA0EUNTR?
The TC1304-ZA0EUNTR features an open-drain PG output that monitors both VOUT1 and VOUT2 simultaneously, asserting low only when both outputs are within 94% to 96% of their nominal values. It includes a 300 ms active timeout period after valid regulation is achieved, satisfying processor reset timing requirements. The PG pin remains low during startup until both rails stabilize, then transitions high after the delay - a behavior confirmed in DS21949C-page 9's PG Active Time-out Period (tRPU) specification and Figure 2-41 timing diagram. This dual-rail monitoring is exclusive to TC1303C and TC1304 variants.
Does the TC1304-ZA0EUNTR support independent enable control for each regulator?
No, the TC1304-ZA0EUNTR uses a single SHDN pin to control both regulators with built-in sequencing logic: the LDO (VOUT2) enables first and disables last, while the buck regulator (VOUT1) enables second and disables first. This differs from the TC1303 series, which provides separate SHDN1 and SHDN2 pins. The TC1304-ZA0EUNTR's sequencing is hardware-implemented and cannot be disabled or reconfigured - a key differentiator confirmed in the Functional Block Diagram (DS21949C-page 4) and Pin Descriptions section (DS21949C-page 19).
What is the thermal performance of the TC1304-ZA0EUNTR in its DFN package?
The TC1304-ZA0EUNTR in its 10-pin 3×3 mm DFN package achieves a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the exposed pad (EP). This allows continuous 500 mA buck output at ambient temperatures up to +85°C with proper copper pour. The device includes thermal shutdown at 165°C with 10°C hysteresis, and the EP must be soldered to AGND for both thermal and EMI performance - specifications verified in DS21949C-page 10's Thermal Package Resistances table and Section 5.0 Layout Guidelines.
Can the TC1304-ZA0EUNTR operate from a single 3.7V Li-ion cell?
Yes, the TC1304-ZA0EUNTR operates from 2.7V to 5.5V input, fully supporting single-cell Li-ion batteries (2.7–4.2V). At 3.7V input, it delivers 1.8V/500 mA buck output with >90% efficiency (per Figure 2-8) and 2.5V/300 mA LDO output with 137 mV dropout - leaving 1.03V headroom, well above the 205 mV worst-case dropout at 300 mA. Undervoltage lockout activates below 2.4V (typical), protecting downstream circuitry during deep discharge. These parameters are validated in DS21949C-page 7's Absolute Maximum Ratings and page 8's Dropout Voltage specifications.
TC1304-ZA0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 3.3V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1304-ZA0EUNTR FAQ
1.How can I place an order for TC1304-ZA0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-ZA0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-ZA0EUNTR reliable?
The price and inventory of TC1304-ZA0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-ZA0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1304-ZA0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-ZA0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-ZA0EUNTR?
TC1304-ZA0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-ZA0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-ZA0EUNTR?
For technical support, including TC1304-ZA0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-ZA0EUNTR requirements.
6.How does Aetrix verify that TC1304-ZA0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1304-ZA0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-ZA0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1304-ZA0EUNTR?
All TC1304-ZA0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-ZA0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-ZA0EUNTR part is unused and in its original packaging.
Return procedure for TC1304-ZA0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-ZA0EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

