My Inquiry
My Account
Microchip Technology TC1304-ZI0EMFTR
- Part No.:
- TC1304-ZI0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1304-ZI0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,883
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-ZI0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with power-good monitoring of both outputs and sequenced startup/shutdown. It operates from 2.7V to 5.5V input, delivers typical quiescent current of 70.1 µA, and supports fixed or adjustable VOUT1 (0.8–4.5V) and standard LDO voltages (1.5V/1.8V/2.5V/3.3V). It is used in portable medical instruments requiring tightly coordinated dual-rail power sequencing.
For engineers reviewing the TC1304-ZI0EMFTR datasheet, TC1304-ZI0EMFTR pinout, TC1304-ZI0EMFTR application, or TC1304-ZI0EMFTR equivalent, key selection criteria include its 2.0 MHz fixed-frequency PWM operation, 137 mV typical LDO dropout at 200 mA, 300 ms power-good delay for processor reset, sequenced output control, and 10-pin DFN (3×3 mm) package compatibility with space-constrained USB-powered devices.
Technical Context
The TC1304-ZI0EMFTR implements independent internal compensation for both regulators, eliminating external compensation components. Its buck stage transitions automatically between PWM (heavy load) and PFM (light load) modes to maintain high efficiency (>90% typical at heavy load) while minimizing quiescent current draw - critical for battery longevity in handheld applications.
Unlike TC1303 variants, the TC1304 features a single SHDN pin that initiates controlled sequencing: LDO output enables first, followed by the buck regulator on startup; reverse order occurs during shutdown. The PG output is open-drain and monitors regulation status of both VOUT1 and VOUT2 simultaneously with 94% threshold hysteresis and 300 ms active timeout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 5.5V - supports single-cell Li-ion (2.7–4.2V) and USB 5V supply without external pre-regulation. |
| Buck Output Current | 500 mA - sufficient to power core logic or microcontroller domains in portable systems. |
| LDO Output Current | 300 mA - delivers stable auxiliary rail for analog sensors or I/O interfaces with minimal board area. |
| Quiescent Current | 70.1 µA typical - enables multi-week standby in always-on medical monitors. |
| Switching Frequency | 2.0 MHz fixed - allows use of small 4.7 µH inductors and compact 4.7 µF ceramic output capacitors. |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - ensures regulation down to VIN = VOUT + 0.137V, maximizing battery utilization. |
| Power-Good Delay | 300 ms active timeout - provides reliable processor reset timing after stable dual-rail establishment. |
Pinout & Package
TC1304-ZI0EMFTR is housed in a thermally enhanced 10-pin 3×3 mm DFN package with exposed pad (EP) connected to AGND. Pin pitch is 0.5 mm. Package thermal resistance θJA is 41°C/W on a 4-layer board with internal ground plane and 2 vias under EP.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN | Active-low enable input | Controls sequenced startup/shutdown of both regulators; logic-high (>45% VIN) enables LDO first, then buck. |
| 2 - VIN2 | LDO input supply | Accepts same input as VIN1; must be routed with minimal trace length to reduce noise coupling into LDO path. |
| 3 - VOUT2 | LDO regulated output | Delivers fixed or factory-set voltage (e.g., 1.8V/2.5V/3.3V); requires ≥1 µF ceramic capacitor to AGND for stability. |
| 4 - PG | Open-drain power-good indicator | Asserts low when both VOUT1 and VOUT2 are within ±6% of regulation; 300 ms timeout ensures robust reset signaling. |
| 5 - AGND | Analog ground reference | Must be tied to clean analog ground plane; separate from PGND to minimize switching noise injection into LDO feedback. |
| 6 - PGND | Power ground return | Carries high-frequency buck switch currents; requires low-inductance connection to input capacitor and inductor. |
| 7 - LX | Buck switch node | Connects to external inductor; high dv/dt node requiring tight layout and guard ring to minimize EMI. |
| 8 - VIN1 | Buck input supply | Primary input for buck stage; must share source with VIN2 and be decoupled with ≥4.7 µF ceramic capacitor. |
| 9 - VFB1/VOUT1 | Buck feedback or output | Configured as output for fixed-VOUT1 parts; for adjustable versions, connects to resistor divider midpoint to set VOUT1 (0.8–4.5V). |
| 10 - EP | Exposed thermal pad | Internally connected to AGND; soldering to solid copper pour improves thermal performance and reduces junction temperature rise. |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced startup/shutdown | Ensures LDO powers up before buck regulator, preventing back-feeding or latch-up in downstream logic circuits. |
| Internal compensation | Eliminates need for external compensation networks - reduces BOM count and design validation effort. |
| Automatic PWM-to-PFM mode transition | Maintains >85% efficiency down to 1 mA load without manual control or external circuitry. |
| Open-drain PG monitoring both outputs | Single reset signal confirms full system readiness - simplifies host processor boot sequence logic. |
| Overtemperature and short-circuit protection | Thermal shutdown at 165°C with 10°C hysteresis prevents damage during sustained overload or poor heatsinking. |
Applications
| Portable Medical Instrumentation | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-operated glucose meter with LCD display, sensor interface, and Bluetooth LE radio. IC Role / Device Role / Timing Role: Dual-rail power manager providing 1.8V for MCU core and 3.3V for RF transceiver and analog front-end, with sequenced enable to prevent data corruption during boot. Use Value: 70.1 µA quiescent current extends single CR2032 battery life beyond 6 months in sleep mode; 2.0 MHz switching minimizes EMI near sensitive analog sensor paths. | Use Scenario: Handheld oscilloscope probe powered via USB-C with integrated ADC and FPGA processing. IC Role / Device Role / Timing Role: Primary power controller delivering 1.2V to FPGA core and 2.5V to ADC reference, using PG signal to gate FPGA configuration clock until both rails stabilize. Use Value: 300 ms PG delay guarantees ADC reference settles before sampling begins; 137 mV LDO dropout preserves dynamic range across full USB input range (4.75–5.25V). |
| Industrial Handheld Terminal | Wearable Health Monitor |
Use Scenario: Ruggedized barcode scanner with ARM Cortex-M7 MCU, Wi-Fi module, and OLED display operating in -20°C to +70°C ambient. IC Role / Device Role / Timing Role: Dual-output PMIC supplying 3.3V to peripherals and 1.2V to processor core, with thermal protection enabling continuous operation in hot environments. Use Value: -40°C to +125°C junction rating ensures reliability in uncontrolled industrial settings; 41°C/W θJA enables passive cooling even at 500 mA buck load. | Use Scenario: ECG patch with ultra-low-power MCU, analog front-end, and BLE SoC, worn continuously for 7-day monitoring cycles. IC Role / Device Role / Timing Role: Power sequencer ensuring analog sensor bias (VOUT2) is established before digital controller (VOUT1) wakes, avoiding transient coupling into ECG signal path. Use Value: Sequencing eliminates need for external GPIO-controlled enable delays; 1 µF LDO output capacitor meets size constraints for sub-20 mm² wearable PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16311-H/MS | Single 600 mA buck only; no integrated LDO or PG monitoring - requires external LDO and reset supervisor. | Suitable where only one regulated rail is needed or where discrete LDO selection offers better PSRR/noise performance. | Select when system-level flexibility outweighs integration benefit and board space permits additional components. |
| TPS65023RSBR | Triple-output (2 buck + 1 LDO), 2.25 MHz switching, but larger 4×4 mm QFN-32 package and higher 120 µA IQ. | Better suited for complex SoC platforms needing three independent rails, not optimized for compact dual-rail medical devices. | Choose only if third rail is required and thermal budget allows higher IQ; avoid for space- and battery-limited designs. |
Compared with MCP16311-H/MS and TPS65023RSBR, TC1304-ZI0EMFTR delivers optimal integration for dual-rail battery-powered systems - combining sequenced control, dual regulation, and PG in a 3×3 mm DFN with lowest quiescent current and smallest external component count.
Availability
TC1304-ZI0EMFTR is available at Aetrix Electronics and suitable for portable medical instrumentation, USB-powered test equipment, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for TC1304-ZI0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs for embedded control applications.
The TC1303/TC1304 product line was designed specifically for space-constrained, battery-operated portable electronics requiring coordinated dual-voltage rails with minimal external components and ultra-low quiescent current.
FAQ
What is the function of the SHDN pin on the TC1304-ZI0EMFTR?
The SHDN pin on the TC1304-ZI0EMFTR is an active-low input that initiates sequenced startup and shutdown: during enable, it turns on the LDO (VOUT2) first, then the buck regulator (VOUT1); during disable, it shuts down VOUT1 before VOUT2. This prevents back-powering and ensures safe power sequencing for sensitive digital loads. The TC1304-ZI0EMFTR requires SHDN > 45% VIN to activate and < 15% VIN to disable.
Does the TC1304-ZI0EMFTR support adjustable output voltage on both regulators?
No - only the buck regulator (VOUT1) supports adjustable output via the VFB1 pin (0.8V to 4.5V range); the LDO output (VOUT2) is factory-trimmed to fixed voltages (1.5V, 1.8V, 2.5V, or 3.3V). The TC1304-ZI0EMFTR variant is configured with specific fixed VOUT2 and VOUT1 values per ordering code; ZI0EMFTR indicates a particular factory-set combination, confirmed in Microchip's DS21949C datasheet.
How does the power-good (PG) output behave on the TC1304-ZI0EMFTR?
The PG output on the TC1304-ZI0EMFTR is an open-drain signal that asserts low only when both VOUT1 and VOUT2 are within 94% to 96% of their nominal values. It includes a 300 ms active timeout period after valid regulation is achieved, making it suitable for processor reset assertion. Unlike TC1303B, the TC1304-ZI0EMFTR does not provide push-pull drive - an external pull-up resistor is required for proper logic-level signaling.
What thermal considerations apply to the TC1304-ZI0EMFTR in a 10-pin DFN package?
The TC1304-ZI0EMFTR in its 3×3 mm DFN package has a typical θJA of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the exposed pad (EP). To maintain junction temperature ≤125°C at full 500 mA buck load, ambient temperature must remain ≤85°C with adequate copper area. The EP must be soldered to AGND; insufficient thermal relief increases risk of thermal shutdown at 165°C.
Can the TC1304-ZI0EMFTR operate from a single-cell Li-ion battery?
Yes - the TC1304-ZI0EMFTR supports input voltages from 2.7V to 5.5V, fully covering the discharge curve of a single-cell Li-ion battery (typically 4.2V fully charged down to 2.7V cutoff). Its 137 mV typical LDO dropout and 280 mV buck dropout at 500 mA ensure stable regulation across the entire battery range without requiring intermediate pre-regulation stages.
TC1304-ZI0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1304-ZI0EMFTR FAQ
1.How can I place an order for TC1304-ZI0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-ZI0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-ZI0EMFTR reliable?
The price and inventory of TC1304-ZI0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-ZI0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1304-ZI0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-ZI0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-ZI0EMFTR?
TC1304-ZI0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-ZI0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-ZI0EMFTR?
For technical support, including TC1304-ZI0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-ZI0EMFTR requirements.
6.How does Aetrix verify that TC1304-ZI0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1304-ZI0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-ZI0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1304-ZI0EMFTR?
All TC1304-ZI0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-ZI0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-ZI0EMFTR part is unused and in its original packaging.
Return procedure for TC1304-ZI0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-ZI0EMFTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
