Microchip Technology TC1304-ZI0EUNTR
- Part No.:
- TC1304-ZI0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1304-ZI0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,988
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-ZI0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with sequenced startup/shutdown, 300 ms power-good delay, 65 µA typical quiescent current, and operation from -40°C to +125°C junction temperature. It delivers core and bias voltages for portable processors in USB-powered devices.
For engineers reviewing the TC1304-ZI0EUNTR datasheet, TC1304-ZI0EUNTR pinout, TC1304-ZI0EUNTR application, or TC1304-ZI0EUNTR equivalent, key selection criteria include output sequencing control, dual-regulator efficiency trade-offs, PG monitoring of both outputs, thermal performance in 3×3 DFN, and compatibility with 1 µF LDO output capacitance.
Technical Context
The TC1304-ZI0EUNTR implements independent shutdown logic with a single SHDN input that initiates controlled sequencing: LDO enables first, then buck regulator after internal timing. Its buck stage operates at fixed 2.0 MHz PWM under heavy load and transitions automatically to PFM mode at light loads to maintain ultra-low IQ.
The LDO features 137 mV typical dropout at 200 mA and is internally compensated for stability with only a 1 µF ceramic output capacitor. Power-good monitoring covers both VOUT1 and VOUT2 simultaneously with 94%–96% regulation thresholds and 2% hysteresis, asserting after a fixed 300 ms delay.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA maximum - supports processor core rails requiring moderate dynamic current |
| LDO Output Current | 300 mA maximum - supplies auxiliary I/O or memory bias without external compensation |
| Quiescent Current | 65 µA typical - enables >10-year battery life in always-on portable applications |
| Switching Frequency | 2.0 MHz fixed (PWM) - allows use of small 4.7 µH inductors and compact PCB layout |
| Dropout Voltage (LDO) | 137 mV typical @ 200 mA - maintains regulation down to VIN2 = VOUT2 + 0.137 V |
| Power-Good Delay | 300 ms fixed - provides reliable processor reset timing after stable dual-rail establishment |
| Operating Temperature | -40°C to +125°C junction - qualified for automotive cabin and industrial edge environments |
Pinout & Package
TC1304-ZI0EUNTR is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-power-density portable designs. Pin functions are electrically and thermally validated per Microchip DS21949C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN | Sequenced Shutdown Input | Active-low enable initiating LDO-first startup and synchronized shutdown; VIH > 45% VIN, VIL < 15% VIN |
| 2 - VIN2 | LDO Input Supply | Accepts 2.7–5.5 V input; must be routed short and low-impedance to VIN1 |
| 3 - VOUT2 | LDO Regulated Output | Delivers fixed or adjustable 1.5/1.8/2.5/3.3 V; requires ≥1 µF ceramic capacitor to AGND |
| 4 - PG | Power-Good Monitor Output | Open-drain signal asserting when both VOUT1 and VOUT2 are within 94–96% of target; 300 ms delay built-in |
| 5 - AGND | Analog Ground Reference | Primary ground return for feedback and regulation circuitry; must connect to clean analog ground plane |
| 6 - PGND | Power Ground Return | High-current return path for buck switch node; separate from AGND but tied at single point |
| 7 - LX | Buck Switch Node | Connects to external inductor; carries high di/dt switching current; requires tight loop layout |
| 8 - VIN1 | Buck Input Supply | Accepts 2.7–5.5 V; shares input source with VIN2; UVLO triggers below 2.4 V |
| 9 - VFB1/VOUT1 | Buck Feedback or Output | For adjustable mode: connects to resistor divider; for fixed mode: direct VOUT1 output |
| 10 - EP | Exposed Thermal Pad | Internally connected to AGND; mandatory solder connection for thermal dissipation and θJA = 41°C/W |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced Startup/Shutdown | Guarantees LDO powers up before buck regulator, preventing backfeed and ensuring clean system reset |
| Auto PWM-to-PFM Transition | Eliminates need for external mode control; maintains >85% efficiency down to 1 mA load without audible noise |
| Dual-Output Power-Good Monitoring | Single open-drain PG pin asserts only when both VOUT1 and VOUT2 meet regulation thresholds simultaneously |
| Internal Compensation (Both Regulators) | Removes requirement for external compensation networks - reduces BOM count and layout sensitivity |
| Thermal & Short-Circuit Protection | 165°C thermal shutdown with 10°C hysteresis and cycle-by-cycle current limiting on both outputs |
Applications
| USB-Powered Portable Instrument | Industrial Handheld Terminal |
|---|---|
Use Scenario: Battery-operated medical sensor with ARM Cortex-M4 MCU, USB 2.0 interface, and OLED display. IC Role / Device Role / Timing Role: TC1304-ZI0EUNTR supplies 1.2 V core (buck) and 3.3 V I/O (LDO), with PG enabling MCU reset only after both rails stabilize. Use Value: Sequencing prevents I/O voltage collapse during core startup; 65 µA IQ extends 2000 mAh Li-ion battery life to >14 days in sleep mode. | Use Scenario: Ruggedized barcode scanner used in warehouse logistics with wide ambient temperature swings. IC Role / Device Role / Timing Role: Delivers 1.8 V FPGA core and 2.5 V image sensor bias; PG monitors both outputs to gate firmware initialization. Use Value: -40°C to +125°C rating ensures reliable cold-start in refrigerated zones; 137 mV LDO dropout sustains regulation during battery sag. |
| Low-Power Edge AI Node | USB-C Powered Test Adapter |
Use Scenario: Compact AI inference module with microcontroller and neural network accelerator, powered via USB-C PD contract. IC Role / Device Role / Timing Role: Generates 0.8 V accelerator rail (adjustable buck) and 1.5 V peripheral rail (LDO); SHDN coordinated with USB-C CC logic. Use Value: 2.0 MHz switching enables sub-3 mm² power stage area; auto PFM preserves 92% efficiency at 50 µA standby load. | Use Scenario: Field-deployable USB-C compliance test adapter with mixed-signal measurement circuitry. IC Role / Device Role / Timing Role: Provides isolated 3.3 V analog reference and 1.2 V digital core from shared 5 V USB-C bus. Use Value: Dual PG monitoring validates rail integrity before test sequence begins; DFN package fits 12 mm × 12 mm PCB constraint. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP16321-330I/MS | Single 600 mA buck + 300 mA LDO; no sequencing; PG monitors buck only; 10-pin MSOP only | Lacks startup sequencing and dual-rail PG - unsuitable where LDO must power peripherals before core | Select when sequencing is unnecessary and board space allows larger MSOP footprint |
| TPS65023BRSBR | Triple-output (2 buck + 1 LDO); 2.25 MHz switching; I2C programmable; QFN-32 package | Higher integration and configurability but larger size, higher cost, and no native sequencing between buck and LDO | Choose for systems needing >2 rails or dynamic voltage scaling, not for compact dual-rail sequencing |
Compared with MCP16321-330I/MS and TPS65023BRSBR, TC1304-ZI0EUNTR uniquely combines guaranteed LDO-first sequencing, dual-output PG assertion, and 3×3 DFN packaging - making it optimal for space-constrained, battery-sensitive applications requiring deterministic power-up order.
Availability
TC1304-ZI0EUNTR is available at Aetrix Electronics and suitable for USB-powered portable instruments, industrial handheld terminals, and low-power edge AI nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TC1304-ZI0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog components, and power management ICs, headquartered in Chandler, Arizona, with global design and manufacturing operations.
TC1304-ZI0EUNTR belongs to Microchip's TC1303/TC1304 dual-regulator family, engineered specifically for portable and battery-powered systems needing tightly coordinated, low-quiescent dual-rail power with minimal external components.
FAQ
What is the function of the SHDN pin on TC1304-ZI0EUNTR?
The SHDN pin on TC1304-ZI0EUNTR is an active-low input that initiates sequenced startup (LDO first, then buck) and synchronized shutdown. When pulled high (>45% of VIN), it enables both regulators in order; when pulled low (<15% of VIN), it disables both. This sequencing prevents backfeed and ensures safe power-up of dependent circuitry - a defining feature distinguishing TC1304-ZI0EUNTR from TC1303 variants.
Does TC1304-ZI0EUNTR support adjustable output voltage on the buck regulator?
Yes, TC1304-ZI0EUNTR supports adjustable buck output from 0.8 V to 4.5 V using an external resistor divider connected to the VFB1/VOUT1 pin. The internal reference is 0.8 V ±2.5%, and the device is fully compatible with standard feedback configurations. Fixed-output versions (e.g., 1.2 V, 1.8 V) are also available, but TC1304-ZI0EUNTR's marking indicates it is configured for adjustable operation.
How does the power-good (PG) output behave on TC1304-ZI0EUNTR?
The PG output on TC1304-ZI0EUNTR is an open-drain signal that asserts low only after both VOUT1 and VOUT2 reach and sustain 94–96% of their target voltages for 300 ms. It monitors regulation of both regulators simultaneously - unlike TC1303A (buck-only) or TC1303B (LDO-only). This dual-rail validation makes TC1304-ZI0EUNTR ideal for systems where firmware must wait for full subsystem readiness.
What thermal performance can be expected from TC1304-ZI0EUNTR in its DFN package?
In its 10-pin 3×3 mm DFN package with exposed pad (EP), TC1304-ZI0EUNTR achieves a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and two thermal vias under the EP. This enables continuous 500 mA buck + 300 mA LDO operation at ambient temperatures up to +85°C without forced airflow - verified per Microchip DS21949C characterization.
Can TC1304-ZI0EUNTR operate with a single input source for both VIN1 and VIN2?
Yes, TC1304-ZI0EUNTR is designed to operate with a common 2.7–5.5 V input applied to both VIN1 (buck input) and VIN2 (LDO input). The datasheet explicitly states "VIN1 and VIN2 are supplied by the same input source" and recommends routing them together with short, low-impedance traces. This simplifies power architecture in single-rail battery or USB-supplied systems while maintaining independent regulation and sequencing.
TC1304-ZI0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1304-ZI0EUNTR FAQ
1.How can I place an order for TC1304-ZI0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-ZI0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-ZI0EUNTR reliable?
The price and inventory of TC1304-ZI0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-ZI0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1304-ZI0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-ZI0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-ZI0EUNTR?
TC1304-ZI0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-ZI0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-ZI0EUNTR?
For technical support, including TC1304-ZI0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-ZI0EUNTR requirements.
6.How does Aetrix verify that TC1304-ZI0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1304-ZI0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-ZI0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1304-ZI0EUNTR?
All TC1304-ZI0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-ZI0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-ZI0EUNTR part is unused and in its original packaging.
Return procedure for TC1304-ZI0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-ZI0EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

