My Inquiry
My Account
Microchip Technology TC1304-ZP0EUN
- Part No.:
- TC1304-ZP0EUN
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1304-ZP0EUN.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,101
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-ZP0EUN from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with sequenced startup/shutdown, 300 ms power-good delay, and total quiescent current of 70.1 µA typical. It operates across -40°C to +125°C and supports input voltages from 2.7 V to 5.5 V - ideal for battery-powered portable computing and USB-powered medical instrumentation.
For engineers reviewing the TC1304-ZP0EUN datasheet, TC1304-ZP0EUN pinout, TC1304-ZP0EUN application, or TC1304-ZP0EUN equivalent, key selection criteria include its dual-rail sequencing capability, open-drain PG output monitoring both outputs, 2.0 MHz fixed-frequency PWM operation, LDO dropout of 137 mV @ 200 mA, and compatibility with 1 µF ceramic output capacitors on VOUT2.
Technical Context
The TC1304-ZP0EUN implements independent control logic for sequenced power-up and power-down: the LDO output (VOUT2) enables first, followed by the buck regulator (VOUT1), and reverses during shutdown. Its buck stage uses synchronous rectification with P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), switching at 2.0 MHz under heavy load and auto-transitioning to PFM mode at light loads to maintain ultra-low IQ.
The LDO is internally compensated and requires only a single 1 µF ceramic output capacitor. The open-drain power-good (PG) output asserts after both VOUT1 and VOUT2 reach ≥94% of regulation, with 300 ms delay - designed explicitly for processor reset timing coordination in embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output 1 Type | 500 mA synchronous buck regulator with adjustable (0.8–4.5 V) or fixed outputs (e.g., 1.2 V, 1.8 V, 3.3 V) |
| Output 2 Type | 300 mA low-dropout linear regulator with fixed outputs (1.5 V, 1.8 V, 2.5 V, 3.3 V) |
| Quiescent Current | 70.1 µA typical total device IQ - enables >100-hour standby in portable devices with 100 mAh batteries |
| Power-Good Logic | Open-drain PG monitors both VOUT1 and VOUT2 simultaneously with 300 ms delay - directly drives processor RESET line |
| Sequencing Control | Hardware-enforced startup/shutdown order: VOUT2 powers up before VOUT1; reverse on shutdown - eliminates external timing components |
| Operating Temp Range | -40°C to +125°C junction temperature - qualified for industrial and extended-temperature embedded applications |
| Input Voltage Range | 2.7 V to 5.5 V - compatible with single-cell Li-ion (3.0–4.2 V), USB 5 V, and 3.3 V system rails |
Pinout & Package
TC1304-ZP0EUN is packaged in a 10-pin 3×3 mm DFN with exposed thermal pad (EP), pin-compatible with the MSOP variant. The DFN package provides 41°C/W θJA on a 4-layer board with internal ground plane and 2 vias under EP.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN) | Global shutdown input | Active-high logic input (>45% VIN) initiates sequenced enable/disable of both regulators - no external pull-up required |
| 2 (VIN2) | LDO input supply | Accepts same input as VIN1; must be routed with minimal trace length to reduce noise coupling into LDO path |
| 3 (VOUT2) | LDO regulated output | Delivers 300 mA with 137 mV dropout @ 200 mA; requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 (PG) | Power-good monitor output | Open-drain output pulled high externally; asserts after both outputs stabilize within 94% of target for ≥300 ms |
| 5 (AGND) | Analog ground reference | Must connect to clean analog ground plane - separate from PGND to minimize switching noise injection |
| 6 (PGND) | Power ground return | High-current return path for buck switch node (LX); requires low-inductance connection to input capacitor |
| 7 (LX) | Buck switch node | Connects to external 4.7 µH inductor; carries high di/dt - keep trace short and wide to reduce EMI |
| 8 (VIN1) | Buck input supply | Primary input for buck stage; tie directly to VIN2 with shortest possible PCB trace to minimize loop area |
| 9 (VFB1/VOUT1) | Buck feedback or output | For fixed-output variants like ZP0EUN: connects directly to VOUT1; for adjustable: connects to resistor divider midpoint |
| 10 (EP) | Thermal pad | Internally connected to AGND; must be soldered to ≥2 thermal vias tied to inner ground plane for thermal performance |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced power-up/down | Hardware-controlled timing eliminates need for external supervisors or RC timers - reduces BOM count and layout complexity |
| Both outputs internally compensated | Enables stable operation with only 1 µF ceramic output capacitor on VOUT2 and 4.7 µF on VOUT1 - no external compensation network required |
| 2.0 MHz fixed-frequency PWM | Allows use of small 4.7 µH inductors and compact 4.7 µF input/output capacitors - supports <100 mm² total solution size |
| Automatic PWM-to-PFM transition | Maintains high efficiency (>80%) down to 1 mA load without manual mode control - extends battery life in sleep states |
| Overtemperature & short-circuit protection | Thermal shutdown at 165°C with 10°C hysteresis and cycle-by-cycle current limiting on both outputs - ensures robust field reliability |
Applications
| Portable Medical Instrumentation | USB-Powered Embedded Systems |
|---|---|
Use Scenario: Handheld glucose meters and pulse oximeters requiring dual-rail power (1.8 V MCU core + 3.3 V sensor interface) from a single Li-ion cell or USB port. IC Role / Device Role / Timing Role: TC1304-ZP0EUN delivers sequenced 1.8 V (VOUT2) and 3.3 V (VOUT1) rails while asserting PG after both are stable - enabling safe MCU boot and sensor initialization. Use Value: Eliminates discrete supervisor IC and reduces solution size by 35% vs. dual standalone regulators with external sequencing. | Use Scenario: Firmware-upgradable USB-C peripherals (e.g., smart hubs, dongles) needing reliable reset signaling and low-noise bias for USB PHY and microcontroller. IC Role / Device Role / Timing Role: TC1304-ZP0EUN generates clean 3.3 V LDO rail for USB transceiver and 1.2 V buck rail for ARM Cortex-M core, with PG driving USB reset line after 300 ms stabilization. Use Value: Open-drain PG meets USB specification reset timing requirements; 1.8 µV/√Hz LDO output noise prevents PHY bit errors. |
| Industrial Portable Computers | Low-Power IoT Edge Nodes |
Use Scenario: Ruggedized tablets operating from 3.7 V Li-poly batteries with extended temperature range (-30°C to +70°C ambient). IC Role / Device Role / Timing Role: TC1304-ZP0EUN supplies 1.5 V (VOUT2) for DDR I/O and 3.3 V (VOUT1) for display interface, with full -40°C to +125°C junction rating ensuring reliability in cold storage or hot vehicle cabins. Use Value: 70.1 µA total IQ extends battery runtime in always-on monitoring modes; 137 mV LDO dropout maintains regulation down to 2.8 V input. | Use Scenario: Battery-operated environmental sensors transmitting via BLE or LoRaWAN, spending >99% time in deep sleep with periodic wake-ups. IC Role / Device Role / Timing Role: TC1304-ZP0EUN powers 3.3 V RF module (VOUT2) and 1.8 V MCU (VOUT1) with hardware sequencing - ensures RF is powered before MCU executes transmit firmware. Use Value: Automatic PFM mode reduces IQ to 38 µA (buck only) during sleep, enabling >5-year battery life with 2000 mAh coin cell. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-ZP0EUN | Same dual-regulator architecture and pinout, but lacks sequenced startup/shutdown - both outputs enable simultaneously | Suitable for simpler systems where rail ordering is not critical (e.g., basic PDAs), but cannot replace TC1304-ZP0EUN in designs requiring strict VOUT2-before-VOUT1 sequencing | Select TC1303C-ZP0EUN only if sequencing is unnecessary and cost reduction is prioritized over timing control. |
| TPS65023RGTR | Triple-output PMIC (2 buck + 1 LDO); higher IQ (100 µA), no built-in PG delay; requires external pull-up on PGOOD | Supports more complex SoC power trees (e.g., OMAP-based systems), but adds design overhead for sequencing and timing compliance | Choose TPS65023RGTR only when third rail or higher current (up to 600 mA buck) is required - not a drop-in replacement. |
Compared with TC1303C-ZP0EUN and TPS65023RGTR, TC1304-ZP0EUN uniquely integrates hardware-enforced sequencing and a 300 ms PG delay in a compact DFN, eliminating external timing components while maintaining ultra-low IQ - making it optimal for space-constrained, battery-sensitive portable electronics.
Availability
TC1304-ZP0EUN is available at Aetrix Electronics and suitable for portable medical instrumentation, USB-powered embedded systems, and industrial portable computers requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1304-ZP0EUN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog components, and power management ICs, with a focus on embedded control and energy-efficient solutions.
The TC1303/TC1304 product line was designed specifically for dual-rail portable electronics, integrating buck and LDO regulation with intelligent power sequencing and ultra-low quiescent current to extend battery life in space-constrained applications.
FAQ
What is the function of the SHDN pin on the TC1304-ZP0EUN?
The SHDN pin on the TC1304-ZP0EUN is an active-high global shutdown input that initiates hardware-enforced sequencing: it enables the LDO output (VOUT2) first, then the buck regulator (VOUT1) after a controlled delay, and reverses the order during shutdown. This eliminates the need for external supervisors or timing circuits in portable designs using TC1304-ZP0EUN.
Does the TC1304-ZP0EUN support adjustable output voltage on VOUT1?
No - the TC1304-ZP0EUN is a fixed-output variant. Its VOUT1 is factory-set to 3.3 V and VOUT2 to 1.5 V (per ZP0EUN suffix). The VFB1/VOUT1 pin functions as a direct output connection, not a feedback node. Adjustable versions (e.g., TC1304-AD0EUN) exist but require different part numbers and external resistor dividers.
What is the purpose of the open-drain PG output on the TC1304-ZP0EUN?
The open-drain PG output on the TC1304-ZP0EUN signals when both VOUT1 and VOUT2 have stabilized within 94% of their nominal values for at least 300 ms. It requires an external pull-up resistor and directly drives processor RESET lines - ensuring safe boot sequencing in microcontroller-based systems using TC1304-ZP0EUN.
Can the TC1304-ZP0EUN operate from a single-cell Li-ion battery?
Yes - the TC1304-ZP0EUN supports an input voltage range of 2.7 V to 5.5 V, fully covering the discharge curve of a single-cell Li-ion (2.8 V–4.2 V). Its 137 mV LDO dropout at 200 mA and 280 mV buck dropout at 500 mA ensure regulation remains valid even at end-of-discharge, making TC1304-ZP0EUN suitable for battery-powered portable electronics.
How does the TC1304-ZP0EUN manage thermal performance in the DFN package?
The TC1304-ZP0EUN in its 3×3 mm DFN package achieves 41°C/W θJA when mounted on a 4-layer PCB with internal ground plane and ≥2 thermal vias under the exposed pad (EP), which is internally tied to AGND. This thermal design allows continuous 500 mA buck + 300 mA LDO operation at +85°C ambient - verified in TC1304-ZP0EUN thermal characterization data.
TC1304-ZP0EUN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1304-ZP0EUN FAQ
1.How can I place an order for TC1304-ZP0EUN through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-ZP0EUN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-ZP0EUN reliable?
The price and inventory of TC1304-ZP0EUN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-ZP0EUN is usually 5 days.
3.What payment methods are accepted for TC1304-ZP0EUN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-ZP0EUN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-ZP0EUN?
TC1304-ZP0EUN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-ZP0EUN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-ZP0EUN?
For technical support, including TC1304-ZP0EUN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-ZP0EUN requirements.
6.How does Aetrix verify that TC1304-ZP0EUN is sourced from the original manufacturer or authorized distributors?
All TC1304-ZP0EUN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-ZP0EUN meets industry standards.
7.What is the process for return or replacement of TC1304-ZP0EUN?
All TC1304-ZP0EUN units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-ZP0EUN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-ZP0EUN part is unused and in its original packaging.
Return procedure for TC1304-ZP0EUN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-ZP0EUN Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
