Microchip Technology TC1304-ZS0EMFTR
- Part No.:
- TC1304-ZS0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1304-ZS0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,543
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1304-ZS0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO), with sequenced startup/shutdown, 300 ms power-good delay, and total quiescent current of 70.1 µA typical. It operates from 2.7–5.5 V input, delivers adjustable or fixed outputs (e.g., 0.8–4.5 V on VOUT1, 1.5–3.3 V on VOUT2), and targets battery-powered portable electronics requiring precise voltage sequencing.
For engineers reviewing the TC1304-ZS0EMFTR datasheet, TC1304-ZS0EMFTR pinout, TC1304-ZS0EMFTR application, or TC1304-ZS0EMFTR equivalent, key selection criteria include output sequencing control, dual-rail regulation tolerance (±0.3%), 137 mV LDO dropout at 200 mA, 2.0 MHz fixed-frequency PWM operation, and open-drain PG output with 94% VOUT threshold monitoring both regulators.
Technical Context
The TC1304-ZS0EMFTR implements independent shutdown logic with a single SHDN pin that initiates controlled sequencing-LDO enables first, then buck regulator on startup; reverse order on shutdown. Its buck stage uses internal P/N-channel MOSFETs (RDS(on) = 450 mΩ each) and transitions automatically between PWM and PFM modes to maintain efficiency across load ranges.
The LDO stage is internally compensated, requires only a 1 µF ceramic output capacitor, and features ±0.3% output voltage tolerance over temperature. Power-good generation monitors both VOUT1 and VOUT2 simultaneously with 2% hysteresis and 300 ms active timeout, supporting processor reset timing in embedded systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V supply without external pre-regulation |
| Buck Output Current | 500 mA - sufficient for core voltage supply of ARM Cortex-M microcontrollers or FPGA I/O banks |
| LDO Output Current | 300 mA - powers analog peripherals, sensors, or communication interfaces with low noise |
| Quiescent Current | 70.1 µA typical - enables >1-year battery life in always-on IoT endpoints with light sleep loads |
| Switching Frequency | 2.0 MHz (±0.4 MHz) - allows use of compact 4.7 µH inductors and reduces EMI in space-constrained layouts |
| LDO Dropout Voltage | 137 mV @ 200 mA - maintains regulation down to VIN = VOUT + 0.137 V, critical for low-voltage battery operation |
| Power-Good Delay | 300 ms active timeout - meets Intel/ARM processor reset timing requirements for reliable boot sequencing |
Pinout & Package
TC1304-ZS0EMFTR is housed in a 10-lead 3×3 mm DFN package with exposed thermal pad (EP), optimized for high-power-density portable designs. Pin numbering follows standard DFN orientation (pin 1 top-left, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN | Sequencing enable input | Active-high logic input (>45% VIN); initiates controlled LDO→buck startup and buck→LDO shutdown |
| 2 - VIN2 | LDO input supply | Accepts same input as VIN1; must be routed with minimal trace length to reduce noise coupling into LDO path |
| 3 - VOUT2 | LDO regulated output | Delivers fixed 3.3 V (per ZS0 suffix); requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 - PG | Power-good monitor output | Open-drain output asserting when both VOUT1 and VOUT2 are within 94% of target; pulls low after 300 ms timeout if out-of-reg |
| 5 - AGND | Analog ground reference | Must connect to clean analog ground plane; separate from PGND to minimize switching noise injection into LDO feedback |
| 6 - PGND | Power ground return | High-current return path for buck switch node (LX); ties to thermal pad for thermal dissipation |
| 7 - LX | Buck switch node | Connects to external inductor; carries high di/dt; requires tight layout with minimal loop area to suppress EMI |
| 8 - VIN1 | Buck input supply | Primary input for buck stage; shares source with VIN2 but routed separately to isolate LDO input ripple |
| 9 - VFB1/VOUT1 | Buck feedback or output | ZS0 variant has fixed 1.2 V VOUT1; pin connects directly to output (not divider) for closed-loop regulation |
| 10 - EP | Thermal pad | Internally connected to PGND; must be soldered to ≥2 thermal vias to inner ground plane for θJA = 41°C/W |
Key Features
| Feature | Design Value |
|---|---|
| Sequenced startup/shutdown | Ensures LDO powers auxiliary rails before buck supplies processor core, preventing latch-up during power transitions |
| Both outputs internally compensated | Eliminates need for external compensation networks-reduces BOM count and layout complexity |
| Automatic PWM-to-PFM mode transition | Maintains >85% efficiency at light loads (<10 mA) without requiring external mode-control circuitry |
| Open-drain PG monitoring both outputs | Single reset signal confirms system readiness only when both power rails meet regulation, improving boot reliability |
| Overtemperature and short-circuit protection | Thermal shutdown at 165°C with 10°C hysteresis prevents damage during sustained overload or poor heatsinking |
Applications
| Wearable Health Monitor | USB-C Powered Hub |
|---|---|
Use Scenario: Continuous ECG signal acquisition with Bluetooth LE transmission in a wrist-worn device powered by a 3.7 V Li-ion cell. IC Role / Device Role / Timing Role: TC1304-ZS0EMFTR supplies 1.2 V to the MCU core and 3.3 V to the analog front-end and BLE radio, with sequenced startup ensuring sensor biasing precedes digital processing. Use Value: 70.1 µA quiescent current extends battery life beyond 7 days; 137 mV LDO dropout sustains 3.3 V rail down to 3.437 V cell voltage. | Use Scenario: Compact multi-port USB-C hub delivering 5 V, 3.3 V, and 1.2 V rails to downstream peripherals from a single 5 V input. IC Role / Device Role / Timing Role: Provides isolated, low-noise 3.3 V (VOUT2) for USB PHY and 1.2 V (VOUT1) for hub controller logic, with PG confirming stable power before enumerating devices. Use Value: 2.0 MHz switching minimizes inductor size; open-drain PG synchronizes hub initialization with host detection, eliminating enumeration failures. |
| Industrial Handheld Scanner | Low-Power Edge AI Sensor Node |
Use Scenario: Rugged barcode scanner operating from 3.6 V primary battery, requiring fast wake-from-sleep response and robust reset behavior. IC Role / Device Role / Timing Role: Delivers 1.2 V to ARM Cortex-M7 processor and 3.3 V to laser driver and imager, with 300 ms PG delay meeting ARM reset timing specs. Use Value: Sequenced shutdown prevents data corruption during battery depletion; UVLO at 2.55 V prevents brownout operation below flash retention voltage. | Use Scenario: Battery-operated vibration sensor node performing local FFT analysis before wireless upload, spending >99% time in deep sleep. IC Role / Device Role / Timing Role: Powers ultra-low-power MCU (1.2 V) and MEMS accelerometer (3.3 V) with independent shutdown control via SHDN, enabling sub-µA system sleep current. Use Value: 70.1 µA combined IQ ensures sleep current remains below 1 µA with external circuitry; PFM mode extends sensing interval between charges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TC1303C-ZS0EMFTR | Same pinout and dual-rail architecture, but lacks sequencing logic-SHDN1/SHDN2 pins control buck and LDO independently | Suitable where independent enable timing is required, not strict sequence dependency | Select TC1303C-ZS0EMFTR only if sequencing adds unnecessary complexity to the power tree |
| TPS65023RSBR | Triple-output (2 buck + 1 LDO), higher IQ (100 µA), no built-in sequencing, requires external GPIO control for ordered startup | Preferred when third rail (e.g., 1.8 V) is needed alongside 1.2 V/3.3 V | Choose TPS65023RSBR when system demands >2 regulated rails and can implement sequencing in firmware or discrete logic |
Compared with TC1303C-ZS0EMFTR and TPS65023RSBR, TC1304-ZS0EMFTR uniquely integrates hardware-enforced sequencing in a compact 3×3 mm DFN, reducing firmware dependencies and PCB area while maintaining ultra-low quiescent current essential for battery longevity.
Availability
TC1304-ZS0EMFTR is available at Aetrix Electronics and suitable for wearable health monitors, USB-C powered hubs, and industrial handheld scanners requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TC1304-ZS0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with a focus on reliability, low-power design, and long-term product availability.
The TC1303/TC1304 product line was engineered for space-constrained, battery-powered portable electronics needing dual-rail regulation with sequencing, low IQ, and robust protection-targeting cellular phones, PDAs, and medical handhelds.
FAQ
What output voltages does the TC1304-ZS0EMFTR provide?
The TC1304-ZS0EMFTR provides two fixed output voltages: VOUT1 = 1.2 V (core supply) and VOUT2 = 3.3 V (I/O or peripheral supply), as indicated by the "ZS0" suffix per Microchip's naming convention. Both outputs maintain ±0.3% regulation over load, line, and temperature, with the buck stage adjustable via external resistors only in non-ZS variants.
How does the power-good (PG) function operate on the TC1304-ZS0EMFTR?
The TC1304-ZS0EMFTR's PG pin is an open-drain output that asserts low only when both VOUT1 and VOUT2 are within 94% of their nominal values, with 2% hysteresis and a 300 ms active timeout period. This dual-rail monitoring ensures system reset occurs only after full power stabilization, critical for processors requiring simultaneous rail validation.
Does the TC1304-ZS0EMFTR support independent shutdown of its buck and LDO outputs?
No-the TC1304-ZS0EMFTR uses a single SHDN pin to initiate hardware-controlled sequencing: LDO enables first and disables last, while the buck regulator enables second and disables first. Independent control is provided only in the TC1303 family (e.g., TC1303C-ZS0EMFTR), which has separate SHDN1 and SHDN2 inputs.
What is the thermal performance of the TC1304-ZS0EMFTR in its DFN package?
The TC1304-ZS0EMFTR in the 10-lead 3×3 mm DFN package achieves a typical junction-to-ambient thermal resistance (θJA) of 41°C/W on a 4-layer PCB with internal ground plane and ≥2 thermal vias under the exposed pad. This enables continuous 500 mA buck output at ambient temperatures up to +85°C without derating when properly heatsinked.
Can the TC1304-ZS0EMFTR operate from a single 3.7 V Li-ion battery throughout its discharge curve?
Yes-the TC1304-ZS0EMFTR supports input voltages from 2.7 V to 5.5 V, covering the full Li-ion discharge range (4.2 V → 2.7 V). Its 137 mV LDO dropout at 200 mA ensures the 3.3 V rail remains regulated down to VIN = 3.437 V, and UVLO (2.55 V typical) prevents operation below safe flash memory retention voltage.
TC1304-ZS0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1304-ZS0EMFTR FAQ
1.How can I place an order for TC1304-ZS0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1304-ZS0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1304-ZS0EMFTR reliable?
The price and inventory of TC1304-ZS0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1304-ZS0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1304-ZS0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1304-ZS0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1304-ZS0EMFTR?
TC1304-ZS0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1304-ZS0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1304-ZS0EMFTR?
For technical support, including TC1304-ZS0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1304-ZS0EMFTR requirements.
6.How does Aetrix verify that TC1304-ZS0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1304-ZS0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1304-ZS0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1304-ZS0EMFTR?
All TC1304-ZS0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1304-ZS0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1304-ZS0EMFTR part is unused and in its original packaging.
Return procedure for TC1304-ZS0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1304-ZS0EMFTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

