Microchip Technology TC1313-1P0EMF
- Part No.:
- TC1313-1P0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1313-1P0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,911
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1313-1P0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO) in a single 10-pin DFN package. It delivers 1.0 V (buck) and 3.3 V (LDO) fixed outputs, operates from 2.7–5.5 V input, achieves >90% efficiency at heavy load, and supports -40°C to +125°C junction temperature - ideal for space-constrained portable medical instruments and USB-powered devices.
For engineers reviewing the TC1313-1P0EMF datasheet, TC1313-1P0EMF pinout, TC1313-1P0EMF application, or TC1313-1P0EMF equivalent, key selection criteria include independent shutdown control per rail, 57 µA total quiescent current, 2.0 MHz fixed-frequency PWM operation with automatic PFM transition, 137 mV LDO dropout at 200 mA, and internal compensation eliminating external loop components.
Technical Context
The TC1313-1P0EMF implements a current-mode synchronous buck regulator with integrated high-side and low-side MOSFETs (RDS(on) = 450 mΩ each), operating at 2.0 MHz (1.6–2.4 MHz range) under heavy load and transitioning automatically to pulse-frequency modulation (PFM) mode below ~30 mA to maintain ultra-low quiescent current (38 µA typical). Its LDO stage uses a PMOS pass device with 137 mV typical dropout at 200 mA and supports 1.5 V, 1.8 V, 2.5 V, and 3.3 V fixed outputs.
Both regulators feature independent logic-level shutdown inputs (SHDN1/SHDN2), undervoltage lockout (UVLO = 2.55 V nominal, 200 mV hysteresis), overtemperature protection (165°C trip, 10°C hysteresis), and short-circuit protection. The buck output is internally compensated and adjustable via feedback (0.8–4.5 V) or fixed; the LDO requires only a single 1 µF ceramic output capacitor and exhibits 62 dB PSRR at 100 Hz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual: 1.0 V @ 500 mA (buck) + 3.3 V @ 300 mA (LDO) |
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V rails without external pre-regulation |
| Quiescent Current | 57 µA typical total - enables multi-week battery life in always-on portable instrumentation |
| Buck Switching Frequency | 2.0 MHz fixed (1.6–2.4 MHz) - allows use of small 4.7 µH inductors and compact 4.7 µF input/output capacitors |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - permits operation with minimal VIN–VOUT margin, reducing heat dissipation |
| Protection Features | UVLO, thermal shutdown (165°C), overcurrent, and short-circuit protection on both outputs - ensures robust system-level reliability |
| Operating Temperature | -40°C to +125°C junction - qualified for industrial and extended-temperature embedded applications |
Pinout & Package
TC1313-1P0EMF is housed in a 3×3 mm, 10-pin DFN package with exposed thermal pad (EP), optimized for high-power-density PCB layouts and thermal performance (θJA = 41°C/W on 4-layer board).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown control input | Active-high logic input; >45% VIN enables LDO, <15% VIN disables output and reduces IQ to 0.05 µA |
| 2 VIN2 | LDO input supply | Accepts same input as VIN1; must be routed with minimal trace length to reduce noise coupling into analog ground |
| 3 VOUT2 | LDO regulated output | 3.3 V fixed output; requires ≥1 µF ceramic capacitor to AGND for stability and transient response |
| 4 NC | No connect | Not bonded; must remain unconnected and un-routed on PCB |
| 5 AGND | Analog reference ground | Separate ground return for feedback and bias circuitry; must be tied to quiet analog ground plane, not PGND |
| 6 VFB/VOUT1 | Buck feedback or output sense | Configured as VOUT1 for fixed 1.0 V version; connects directly to buck output for regulation |
| 7 SHDN1 | Buck shutdown control input | Active-high logic input; independent enable/disable of buck stage without affecting LDO |
| 8 VIN1 | Buck input supply | Main power input for buck stage; must be connected to VIN2 with short, low-inductance traces |
| 9 LX | Buck switch node | High-slew-rate switching node driving external inductor; requires shortest possible routing to minimize EMI |
| 10 PGND | Power ground return | High-current return path for buck switching loop; must be isolated from AGND except at single-point star connection |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown per regulator | Enables dynamic rail sequencing and selective power gating - e.g., keep LDO active for real-time clock while shutting down processor core rail |
| Automatic PWM-to-PFM mode transition | Eliminates need for external load monitoring; maintains regulation down to µA loads with <38 µA buck IQ |
| Internally compensated buck loop | Removes requirement for external compensation network - reduces BOM count and layout sensitivity |
| Low-noise LDO with 62 dB PSRR | Rejects switching noise from buck stage and upstream sources, preserving signal integrity in ADC/sensor rails |
| Thermal pad (EP) tied to AGND | Provides low-thermal-resistance path to PCB ground plane - critical for sustaining 500 mA buck output at elevated ambient temperatures |
Applications
| Portable Medical Sensors | USB-Powered Test Equipment |
|---|---|
Use Scenario: Battery-operated handheld glucose meter with microcontroller, LCD, and precision analog front-end. IC Role / Device Role / Timing Role: Dual-rail power source: 1.0 V for MCU core and 3.3 V for display driver and sensor interface. Use Value: Ultra-low 57 µA quiescent current extends battery life; independent shutdown allows MCU sleep mode while keeping display rail active for wake-up indication. |
Use Scenario: Compact USB-powered oscilloscope probe with FPGA-based signal processing and analog acquisition. IC Role / Device Role / Timing Role: Primary voltage translator: converts 5 V USB input to 1.0 V (FPGA core) and 3.3 V (I/O bank and ADC reference). Use Value: 2.0 MHz switching frequency minimizes inductor size; 137 mV LDO dropout preserves headroom for stable 3.3 V under varying USB port voltage sag. |
| Industrial Handheld Terminals | Wearable Health Monitors |
Use Scenario: Ruggedized barcode scanner with Bluetooth LE radio, imager, and touch interface operating from single Li-ion cell. IC Role / Device Role / Timing Role: System PMIC delivering 1.0 V to ARM Cortex-M processor and 3.3 V to RF transceiver and display backlight. Use Value: -40°C to +125°C rating ensures operation in cold storage or hot factory environments; UVLO prevents brownout-induced firmware corruption. |
Use Scenario: Continuous ECG patch with ultra-low-power MCU, analog front-end, and BLE radio powered by coin-cell or thin-film battery. IC Role / Device Role / Timing Role: Dual-output regulator enabling separate power domains: 1.0 V for digital logic and 3.3 V for analog signal chain and radio PA. Use Value: 38 µA buck PFM IQ and 44 µA LDO IQ minimize standby drain; internal compensation avoids timing-sensitive external RC networks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBR | Triple-output (2 buck + 1 LDO); higher 1.2 A buck current; 2.25 MHz switching; requires external compensation | Supports more complex SoC power trees (e.g., DDR I/O + core + analog); larger 4×4 QFN package | Choose when needing >500 mA buck current or third rail; avoid if board space or BOM simplicity are critical |
| RT8059ZSP | Dual buck (no LDO); 600 mA/600 mA; 3 MHz switching; 2.7–5.5 V input; no PFM mode | Optimized for high-efficiency digital rail generation only; lacks low-noise auxiliary LDO for analog/sensor supplies | Prefer when both rails are digital and noise immunity is secondary; not suitable for mixed-signal systems requiring clean 3.3 V analog rail |
Compared with TPS65023BRSBR and RT8059ZSP, the TC1313-1P0EMF uniquely balances ultra-low quiescent current, integrated LDO noise rejection, and minimal external component count - making it optimal for cost-sensitive, space-constrained portable systems where one rail powers noise-sensitive analog circuitry.
Availability
TC1313-1P0EMF is available at Aetrix Electronics and suitable for portable medical instruments, USB-powered test equipment, and industrial handheld terminals requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TC1313-1P0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with a focus on reliability, longevity, and broad industrial qualification.
The TC1313 product line was designed specifically for dual-rail portable electronics requiring high integration, low quiescent current, and robust thermal performance - targeting cellular phones, PDAs, and handheld medical instruments.
FAQ
What output voltages does the TC1313-1P0EMF provide?
The TC1313-1P0EMF provides two fixed output voltages: 1.0 V from its synchronous buck regulator (VOUT1) and 3.3 V from its low-dropout linear regulator (VOUT2). These values are factory-trimmed and do not require external resistive feedback networks - simplifying design and improving accuracy over temperature and load.
Can the TC1313-1P0EMF operate from a single-cell Li-ion battery?
Yes, the TC1313-1P0EMF supports an input voltage range of 2.7 V to 5.5 V, fully covering the discharge profile of a standard single-cell Li-ion battery (2.7–4.2 V). Its 137 mV LDO dropout and 100% duty-cycle buck capability ensure stable 1.0 V and 3.3 V outputs even at end-of-discharge voltage.
How does the TC1313-1P0EMF manage power efficiency across load conditions?
The TC1313-1P0EMF automatically transitions between fixed-frequency PWM (2.0 MHz) at loads >80 mA and power-saving PFM mode below ~30 mA. This maintains >90% efficiency at full load while reducing total quiescent current to 57 µA - optimizing battery runtime across active and standby states in the TC1313-1P0EMF.
What is the role of the exposed thermal pad (EP) on the TC1313-1P0EMF DFN package?
The exposed thermal pad (EP) on the TC1313-1P0EMF serves as the primary thermal conduction path to the PCB. It must be soldered to AGND using multiple vias to an internal ground plane. Proper EP connection reduces θJA to 41°C/W, enabling reliable 500 mA buck operation at +85°C ambient - a critical requirement for sustained performance in the TC1313-1P0EMF.
Does the TC1313-1P0EMF require external compensation components?
No, the TC1313-1P0EMF features internally compensated control loops for both the buck and LDO regulators. This eliminates external compensation capacitors and resistors, reducing BOM count, PCB area, and design validation effort - a key advantage confirmed in the TC1313-1P0EMF datasheet and application circuits.
TC1313-1P0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.375V, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1313-1P0EMF FAQ
1.How can I place an order for TC1313-1P0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1313-1P0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1313-1P0EMF reliable?
The price and inventory of TC1313-1P0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1313-1P0EMF is usually 5 days.
3.What payment methods are accepted for TC1313-1P0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1313-1P0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1313-1P0EMF?
TC1313-1P0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1313-1P0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1313-1P0EMF?
For technical support, including TC1313-1P0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1313-1P0EMF requirements.
6.How does Aetrix verify that TC1313-1P0EMF is sourced from the original manufacturer or authorized distributors?
All TC1313-1P0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1313-1P0EMF meets industry standards.
7.What is the process for return or replacement of TC1313-1P0EMF?
All TC1313-1P0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1313-1P0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1313-1P0EMF part is unused and in its original packaging.
Return procedure for TC1313-1P0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1313-1P0EMF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

