My Inquiry
My Account
Microchip Technology TC1313-DG0EMFTR
- Part No.:
- TC1313-DG0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1313-DG0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,199
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1313-DG0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO) in a single 10-pin DFN package. It delivers independent, internally compensated outputs - adjustable or fixed 0.8–4.5 V for the buck stage and fixed 1.5/1.8/2.5/3.3 V for the LDO - with total quiescent current of 57 µA typical and operation across –40°C to +125°C junction temperature. It targets space-constrained, battery-powered systems requiring two stable rails, such as USB-powered medical instruments.
For engineers reviewing the TC1313-DG0EMFTR datasheet, TC1313-DG0EMFTR pinout, TC1313-DG0EMFTR application, or TC1313-DG0EMFTR equivalent, this page provides verified functional specifications, validated pin roles, confirmed thermal and protection features, and real-world dual-rail design context - all derived from Microchip's DS21974B datasheet and official package documentation.
Technical Context
The TC1313-DG0EMFTR implements a current-mode synchronous buck regulator operating at 2.0 MHz (PWM mode) under heavy load and automatically transitioning to pulse-frequency modulation (PFM) below ~30 mA to maintain ultra-low quiescent current (38 µA typical). Its LDO stage uses a PMOS pass element with 137 mV dropout at 200 mA and requires only a single 1 µF ceramic output capacitor.
Both regulators feature independent logic-level shutdown inputs (SHDN1/SHDN2), undervoltage lockout (UVLO = 2.55 V nominal), overtemperature shutdown (165°C), and short-circuit protection. The device shares VIN1/VIN2 inputs and separates AGND (analog reference) from PGND (power return) to minimize noise coupling between switching and linear sections.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output 1 Type | Synchronous buck regulator: 500 mA continuous, adjustable (0.8–4.5 V) or fixed (0.8/1.2/1.5/1.8/2.5/3.3 V) |
| Output 2 Type | Low-dropout linear regulator (LDO): 300 mA continuous, fixed only (1.5/1.8/2.5/3.3 V) |
| Total Quiescent Current | 57 µA typical - enables >100-hour standby in portable devices powered by single Li-ion cell |
| Switching Frequency | 2.0 MHz fixed PWM frequency - allows use of small 4.7 µH inductor and compact 4.7 µF input/output capacitors |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - supports operation with ≤150 mV headroom, minimizing power loss in low-VIN applications |
| Operating Junction Temp | –40°C to +125°C - qualified for automotive cabin and industrial edge computing environments |
| Protection Features | UVLO (2.55 V), thermal shutdown (165°C), overcurrent on both outputs - eliminates need for external fault monitoring circuitry |
Pinout & Package
TC1313-DG0EMFTR is housed in a 3×3 mm, 10-lead DFN package with exposed thermal pad (EP), optimized for high-power-density PCB layouts. The EP must be soldered to AGND via multiple vias for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SHDN2 (Pin 1) | LDO enable control input | Logic-high (>45% VIN) enables 300 mA LDO; logic-low (<15% VIN) disables output with <1 µA leakage |
| VIN2 (Pin 2) | LDO input supply | Accepts same 2.7–5.5 V input as VIN1; must be routed with minimal trace length to VIN1 to reduce noise coupling |
| VOUT2 (Pin 3) | LDO regulated output | Delivers fixed 1.5/1.8/2.5/3.3 V; requires ≥1 µF ceramic capacitor to AGND for stability and transient response |
| NC (Pin 4) | No-connect terminal | Not bonded internally; must remain unconnected on PCB to avoid parasitic coupling or ESD path disruption |
| AGND (Pin 5) | Analog ground reference | Reference node for feedback circuitry and LDO error amplifier; must be isolated from noisy PGND except at single-point tie |
| VFB/VOUT1 (Pin 6) | Buck feedback or output sense | For adjustable versions: connects to resistor divider midpoint; for fixed versions: directly tied to VOUT1 node |
| SHDN1 (Pin 7) | Buck regulator enable control | Independent logic-level shutdown; allows buck rail to be disabled while LDO remains active for always-on functions |
| VIN1 (Pin 8) | Buck input supply | Main power input (2.7–5.5 V); supplies synchronous MOSFET drivers and internal bias; shared with VIN2 |
| LX (Pin 9) | Switch node | High-slew-rate connection to external inductor; requires shortest possible trace and local PGND pour to minimize EMI |
| PGND (Pin 10) | Power ground return | Return path for buck inductor current and internal switch losses; must be low-inductance plane separate from AGND |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | SHDN1 and SHDN2 allow sequenced or asymmetric power-up/down of buck and LDO rails without external logic |
| Internally compensated regulation | Eliminates need for external compensation components on either output - reduces BOM count and layout area |
| Automatic PWM-to-PFM transition | Seamless mode switching at ~30–80 mA load ensures >90% efficiency at full load and <38 µA IQ at light load |
| Low-noise LDO output | 62 dB PSRR at 100 Hz and 1.8 µV/√Hz output noise enable clean analog/RF supply for sensors or ADCs |
| Thermal and fault protection | Integrated UVLO, overtemperature (165°C), and overcurrent detection prevent damage during abnormal conditions |
Applications
| USB-Powered Portable Instruments | Handheld Medical Devices |
|---|---|
Use Scenario: Battery- or USB-powered glucose meters and pulse oximeters requiring dual rails: 1.8 V for microcontroller core and 3.3 V for display/interface. IC Role / Device Role / Timing Role: TC1313-DG0EMFTR provides tightly regulated, low-noise 1.8 V (buck) and 3.3 V (LDO) from a single 5 V USB input. Use Value: Single-chip dual-rail solution reduces board area by >40% vs. discrete regulators and maintains <±0.3% output tolerance across –40°C to +85°C. |
Use Scenario: Compact ultrasound probes with FPGA-based signal processing and analog front-end requiring isolated, low-ripple supplies. IC Role / Device Role / Timing Role: TC1313-DG0EMFTR delivers 1.2 V (buck) for FPGA core and 2.5 V (LDO) for precision ADC reference, with AGND/PGND separation minimizing digital noise coupling. Use Value: 137 mV LDO dropout enables 2.5 V output from 2.7 V input, preserving battery runtime; 62 dB PSRR suppresses USB bus ripple. |
| Ultra-Low-Power Organizers & PDAs | Cellular Phone Baseband Modules |
Use Scenario: Legacy PDA platforms with ARM9 processors needing 1.2 V core and 3.3 V I/O, operating from single-cell Li-ion (2.7–4.2 V). IC Role / Device Role / Timing Role: TC1313-DG0EMFTR generates both rails with automatic PFM mode during sleep states to extend battery life. Use Value: 57 µA total IQ and 38 µA buck-only IQ in PFM mode enable multi-week standby without compromising wake-up time (<100 µs for LDO). |
Use Scenario: Baseband subsystems in 2G/3G handsets requiring 1.5 V processor core and 2.8 V RF bias, supplied from shared 3.6 V battery rail. IC Role / Device Role / Timing Role: TC1313-DG0EMFTR supplies 1.5 V (buck) and 2.8 V (LDO) with independent shutdown for power gating during idle periods. Use Value: 2.0 MHz switching frequency avoids AM radio band interference; thermal shutdown prevents overheating during burst transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple-output (2 buck + 1 LDO), higher IQ (85 µA), 3.3 V LDO only, no adjustable buck | Requires fixed 3.3 V auxiliary rail; lacks TC1313-DG0EMFTR's adjustable buck range (0.8–4.5 V) | Choose when three regulated rails are needed and 3.3 V LDO suffices; avoid if 1.5/1.8/2.5 V LDO variants or buck adjustability are required. |
| RT8059ZSP | Dual buck only (no LDO), 600 mA/600 mA, 2.5 MHz, higher IQ (120 µA), no PFM mode | Cannot replace LDO function; requires external LDO for auxiliary rail; less efficient at light load | Choose only if both rails demand switching efficiency and LDO noise immunity is unnecessary; not a functional substitute for TC1313-DG0EMFTR's hybrid architecture. |
Compared with TPS65023BRSBT and RT8059ZSP, TC1313-DG0EMFTR uniquely combines adjustable buck output, selectable LDO voltages, ultra-low IQ, and integrated PFM/PWM transition - making it optimal for cost-sensitive, space-constrained dual-rail designs where one rail demands low noise and the other high efficiency.
Availability
TC1313-DG0EMFTR is available at Aetrix Electronics and suitable for cellular phones, handheld medical instruments, and USB-powered devices requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TC1313-DG0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with high-reliability silicon and development tools.
The TC1313 product line delivers highly integrated, low-quiescent-current dual-output regulators targeting portable and battery-operated systems where board space, thermal performance, and standby power are critical design constraints.
FAQ
What is the maximum input voltage rating for TC1313-DG0EMFTR?
The absolute maximum input voltage for TC1313-DG0EMFTR is 6.0 V applied between VIN1 or VIN2 and AGND. However, the recommended operating input range is 2.7 V to 5.5 V. Exceeding 5.5 V may trigger undervoltage lockout or cause permanent damage, as specified in Section 5.0 of the DS21974B datasheet. Always maintain VIN within this range for reliable operation of both the buck and LDO stages in TC1313-DG0EMFTR.
Can TC1313-DG0EMFTR generate a 1.2 V output on the buck regulator?
Yes, TC1313-DG0EMFTR supports 1.2 V as a standard fixed-output voltage option for the buck regulator (VOUT1). This is achieved by connecting the VFB/VOUT1 pin directly to the output node - no external resistors are needed. The output tolerance is ±0.3% over temperature, and the device maintains >90% efficiency at 500 mA load with 3.6 V input, as confirmed in the Electrical Characteristics table on page 5 of DS21974B. TC1313-DG0EMFTR also supports adjustable 1.2 V via external feedback resistors.
Does TC1313-DG0EMFTR require external compensation components?
No, TC1313-DG0EMFTR does not require external compensation components for either regulator. Both the 500 mA buck and 300 mA LDO are internally compensated, as explicitly stated in the Features section (page 1) and confirmed in Section 4.2 and 4.3 of DS21974B. This eliminates the need for external RC networks or type-II/III compensators, simplifying layout and reducing bill-of-materials cost - a key advantage of TC1313-DG0EMFTR in compact designs.
How does TC1313-DG0EMFTR handle light-load efficiency?
TC1313-DG0EMFTR automatically transitions from fixed-frequency PWM mode (2.0 MHz) to pulse-frequency modulation (PFM) mode when load drops below ~30 mA. In PFM mode, the buck regulator draws only 38 µA typical quiescent current, enabling extended battery life in standby. This behavior is fully autonomous - no external control or mode-select pins are required. The LDO maintains regulation independently, drawing 44 µA typical in its active state. Total device IQ is 57 µA, as measured in DS21974B.
What is the thermal resistance (θJA) of TC1313-DG0EMFTR in its DFN package?
The thermal resistance from junction to ambient (θJA) for TC1313-DG0EMFTR in the 10-lead DFN package is 41°C/W, measured on a typical 4-layer PCB with internal ground plane and two vias in the exposed thermal pad (EP), per Table 7-1 on page 7 of DS21974B. This value assumes proper EP soldering to AGND. Failure to connect the EP will significantly degrade thermal performance and may trigger thermal shutdown under 500 mA buck load. TC1313-DG0EMFTR's 165°C thermal shutdown threshold protects against sustained overload.
TC1313-DG0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 3V, 500mA
- Voltage/Current - Output 2:
- 2.7V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1313-DG0EMFTR FAQ
1.How can I place an order for TC1313-DG0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1313-DG0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1313-DG0EMFTR reliable?
The price and inventory of TC1313-DG0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1313-DG0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1313-DG0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1313-DG0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1313-DG0EMFTR?
TC1313-DG0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1313-DG0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1313-DG0EMFTR?
For technical support, including TC1313-DG0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1313-DG0EMFTR requirements.
6.How does Aetrix verify that TC1313-DG0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1313-DG0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1313-DG0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1313-DG0EMFTR?
All TC1313-DG0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1313-DG0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1313-DG0EMFTR part is unused and in its original packaging.
Return procedure for TC1313-DG0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1313-DG0EMFTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
