Microchip Technology TC1313-VD0EMFTR
- Part No.:
- TC1313-VD0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1313-VD0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,512
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1313-VD0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO) in a single 10-pin DFN package. It delivers adjustable (0.8–4.5 V) or fixed-output voltages (e.g., 1.8 V, 3.3 V) for buck and fixed 1.5/1.8/2.5/3.3 V for LDO, with 57 µA typical total quiescent current and -40°C to +125°C operating junction temperature - deployed in portable medical instruments and USB-powered devices.
For engineers reviewing the TC1313-VD0EMFTR datasheet, TC1313-VD0EMFTR pinout, TC1313-VD0EMFTR application, or TC1313-VD0EMFTR equivalent, key selection criteria include independent shutdown control per rail, 2.0 MHz fixed-frequency PWM operation with automatic PFM transition, 137 mV typical LDO dropout at 200 mA, internal compensation, and UVLO/overtemperature/short-circuit protection.
Technical Context
The TC1313-VD0EMFTR implements a current-mode synchronous buck regulator with integrated P-channel and N-channel MOSFETs (RDS(on) = 450 mΩ each), operating at 2.0 MHz (1.6–2.4 MHz range) under heavy load and transitioning automatically to PFM mode below ~30 mA load to maintain ultra-low quiescent current. Its LDO section uses a PMOS pass device with 137 mV typical dropout at 200 mA and supports ceramic output capacitors as small as 1 µF.
Both regulators feature independent logic-level shutdown inputs (SHDN1/SHDN2), internally compensated control loops, and share common ground references (AGND and PGND) with strict separation of analog and power return paths. Protection includes undervoltage lockout (2.55 V nominal, 200 mV hysteresis), thermal shutdown at 165°C (10°C hysteresis), and overcurrent limiting on both outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Configuration | Dual-rail: 500 mA synchronous buck + 300 mA LDO - enables single-chip dual-voltage supply for processor core + I/O bias rails |
| Buck Output Range | Adjustable 0.8–4.5 V or fixed 0.8/1.2/1.5/1.8/2.5/3.3 V - supports core voltage scaling and compatibility with multiple SoCs |
| LDO Output Options | Fixed 1.5/1.8/2.5/3.3 V only - eliminates external feedback resistors and simplifies layout for auxiliary rails |
| Quiescent Current | 57 µA typical total (38 µA buck + 44 µA LDO when active separately) - extends battery life in always-on portable systems |
| Switching Frequency | 2.0 MHz fixed PWM (1.6–2.4 MHz range) with automatic PFM transition - enables use of compact 4.7 µH inductors and <10 µF ceramic output caps |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - allows operation with minimal input–output differential, reducing power loss in low-VIN applications |
| Operating Temperature | -40°C to +125°C junction - qualified for industrial and extended-temperature portable equipment |
Pinout & Package
TC1313-VD0EMFTR is housed in a 3×3 mm, 10-pin DFN package with exposed thermal pad (EP), optimized for high thermal performance on 4-layer PCBs (θJA = 41°C/W). The EP must be soldered to AGND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SHDN2 | LDO shutdown control | Active-high logic input (>45% VIN); enables/disables 300 mA LDO independently of buck regulator |
| 2 VIN2 | LDO input supply | Accepts 2.7–5.5 V; must be short-traced to VIN1 to minimize noise coupling into LDO input |
| 3 VOUT2 | LDO regulated output | Delivers fixed 1.5/1.8/2.5/3.3 V; requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 NC | No connect | Not bonded; must remain unconnected and unpopulated on PCB |
| 5 AGND | Analog ground reference | Low-noise return for feedback and control circuitry; separate from PGND to avoid switching noise injection |
| 6 VFB/VOUT1 | Buck feedback or output | For adjustable versions: connects to resistor divider; for fixed versions: direct output node (e.g., 1.8 V) |
| 7 SHDN1 | Buck shutdown control | Active-high logic input (>45% VIN); enables/disables 500 mA buck regulator independently |
| 8 VIN1 | Buck input supply | Accepts 2.7–5.5 V; shares input source with VIN2 but requires dedicated local decoupling |
| 9 LX | Buck switch node | High-slew-rate connection to external inductor; demands shortest possible trace to minimize EMI and losses |
| 10 PGND | Power ground return | High-current return path for buck switching loop; must be routed with minimal area and connected to AGND only at single point |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown per regulator | Enables dynamic power sequencing - e.g., keep LDO active for real-time clock while shutting down buck during sleep |
| Automatic PWM-to-PFM mode transition | Eliminates need for external load-detection circuitry; maintains regulation down to µA loads with <38 µA buck IQ |
| Internally compensated buck and LDO | Reduces BOM count by removing external compensation networks - no type-II/type-III compensators required |
| Low-noise 2.0 MHz switching | Enables filtering with small passive components; peak-to-peak ripple <8 mV supports noise-sensitive analog/RF subsystems |
| Thermal and fault protection | Integrated UVLO, overtemperature (165°C), and short-circuit protection prevent field failures without external monitoring ICs |
Applications
| Cellular Phones | USB-Powered Devices |
|---|---|
Use Scenario: Dual-rail power for application processor (core @ 1.2 V) and interface peripherals (I/O @ 3.3 V) in compact handsets. IC Role / Device Role / Timing Role: Primary dual-output PMIC delivering tightly regulated, sequenced supplies with minimal board area. Use Value: Replaces discrete buck + LDO solution, reducing component count by ≥5 parts and enabling 3×3 mm footprint. |
Use Scenario: Powering USB-C powered accessories (e.g., dongles, hubs) with 5 V input and dual 1.8 V + 3.3 V rails. IC Role / Device Role / Timing Role: Input-conditioned dual-regulator managing variable USB bus voltage (4.75–5.5 V) into stable low-noise outputs. Use Value: 2.0 MHz switching avoids USB audio band interference; 1 µF LDO output cap meets USB port size constraints. |
| Portable Medical Instruments | Handheld PDAs |
Use Scenario: Battery-powered glucose meters or pulse oximeters requiring ultra-low IQ and reliable dual-rail operation. IC Role / Device Role / Timing Role: Main power controller with shutdown-controlled LDO for sensor bias and buck for MCU core. Use Value: 57 µA total IQ extends coin-cell life >6 months; -40°C to +125°C rating ensures clinical environment reliability. |
Use Scenario: Legacy PDA platforms needing 1.5 V memory rail and 3.3 V logic rail from single Li-ion cell (2.7–4.2 V). IC Role / Device Role / Timing Role: Integrated dual-regulator replacing two discrete ICs with shared enable and thermal management. Use Value: 137 mV LDO dropout enables full 3.3 V output even at end-of-discharge (2.8 V input), maximizing runtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple-output (2 buck + 1 LDO), higher IQ (120 µA), 3.5 × 3.5 mm QFN | Supports more complex SoC power trees; lacks TC1313-VD0EMFTR's 2.0 MHz PFM efficiency at light load | Choose when >2 rails needed; avoid if minimizing IQ and footprint is critical |
| RT8059ZSP | Dual buck-only (no LDO), 1.5 MHz, 300 mA per channel, smaller 2×2 mm WDFN | Cannot replace LDO function; requires external LDO for noise-sensitive analog rails | Choose only if both rails are switching-tolerant; not suitable for mixed-signal partitioning |
Compared with TPS65023BRSBT and RT8059ZSP, TC1313-VD0EMFTR uniquely balances ultra-low quiescent current, integrated LDO noise suppression, and minimal 3×3 mm DFN footprint - making it optimal for space-constrained, battery-sensitive dual-rail systems where one rail demands linear-regulator cleanliness.
Availability
TC1313-VD0EMFTR is available at Aetrix Electronics and suitable for cellular phones, USB-powered devices, and handheld medical instruments requiring stable component supply across long-lifecycle portable designs.
Supply support for TC1313-VD0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog, and Flash-IP solutions, with deep expertise in power management ICs for portable and industrial applications.
The TC1313 product line was designed specifically for cost-sensitive, space-constrained portable electronics requiring dual independent voltage rails with ultra-low standby power - emphasizing integration, thermal robustness, and ease of layout.
FAQ
What output voltage options does the TC1313-VD0EMFTR support?
The TC1313-VD0EMFTR buck regulator supports adjustable output from 0.8 V to 4.5 V (via external resistor divider on VFB) or factory-fixed values of 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V. The LDO output is fixed only: 1.5 V, 1.8 V, 2.5 V, or 3.3 V. The specific variant TC1313-VD0EMFTR is configured for 1.8 V buck and 3.3 V LDO outputs, as indicated by the "VD0" suffix per Microchip's ordering guide.
Does the TC1313-VD0EMFTR require external compensation components?
No, the TC1313-VD0EMFTR does not require external compensation components. Both the synchronous buck regulator and the LDO are internally compensated - eliminating the need for external type-II or type-III compensation networks, feedback capacitors, or resistors beyond the basic VFB divider for adjustable buck versions.
How does the TC1313-VD0EMFTR manage efficiency at light load?
The TC1313-VD0EMFTR automatically transitions its buck regulator from fixed-frequency PWM mode (2.0 MHz) to pulse frequency modulation (PFM) mode when load drops below ~30 mA. This reduces switching losses and lowers total quiescent current to 38 µA for the buck section alone, preserving battery life in standby or intermittent-use applications.
What is the recommended output capacitance for the LDO output (VOUT2) of the TC1313-VD0EMFTR?
The TC1313-VD0EMFTR LDO output (VOUT2) requires a minimum of 1 µF ceramic capacitor connected between VOUT2 and AGND. Microchip specifies this value for stability across all operating conditions and output voltages (1.5–3.3 V); larger values (e.g., 2.2–4.7 µF) may improve transient response but are not required.
Can the TC1313-VD0EMFTR operate with separate input sources for VIN1 and VIN2?
No - the TC1313-VD0EMFTR datasheet explicitly states that VIN1 and VIN2 must be supplied from the same input source (Note 8, DS21974B). Connecting separate supplies risks violating absolute maximum ratings and may cause undefined behavior due to internal biasing dependencies between the buck and LDO sections.
TC1313-VD0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 1.2V, 500mA
- Voltage/Current - Output 2:
- 3V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1313-VD0EMFTR FAQ
1.How can I place an order for TC1313-VD0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1313-VD0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1313-VD0EMFTR reliable?
The price and inventory of TC1313-VD0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1313-VD0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1313-VD0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1313-VD0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1313-VD0EMFTR?
TC1313-VD0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1313-VD0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1313-VD0EMFTR?
For technical support, including TC1313-VD0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1313-VD0EMFTR requirements.
6.How does Aetrix verify that TC1313-VD0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1313-VD0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1313-VD0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1313-VD0EMFTR?
All TC1313-VD0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1313-VD0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1313-VD0EMFTR part is unused and in its original packaging.
Return procedure for TC1313-VD0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1313-VD0EMFTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

