Microchip Technology TC1313-ZI0EMF
- Part No.:
- TC1313-ZI0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1313-ZI0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,025
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1313-ZI0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO) in a single 10-pin DFN package. It delivers 1.8 V @ 500 mA (buck) and 3.3 V @ 300 mA (LDO), with 2.0 MHz fixed-frequency PWM operation, 57 µA total quiescent current, and -40°C to +125°C junction temperature range - optimized for battery-powered portable electronics requiring tightly regulated dual-rail supplies.
For engineers reviewing the TC1313-ZI0EMF datasheet, TC1313-ZI0EMF pinout, TC1313-ZI0EMF application, or TC1313-ZI0EMF equivalent, this page provides verified functional partitioning (independent SHDN1/SHDN2 control), confirmed thermal performance (θJA = 41°C/W for DFN), validated LDO dropout (137 mV @ 200 mA), and exact pin mapping for layout-critical signals including LX, PGND, and AGND separation.
Technical Context
The TC1313-ZI0EMF implements a current-mode synchronous buck regulator with automatic PWM-to-PFM mode transition - operating at 2.0 MHz (±0.4 MHz) under heavy load (>80 mA) and dropping to ultra-low-quiescent PFM mode (<38 µA) below ~30 mA. Its integrated N- and P-channel MOSFETs feature RDS(on) of 450 mΩ each, enabling >90% efficiency at 500 mA output with minimal external components.
The companion LDO uses a PMOS pass device with 137 mV typical dropout at 200 mA and supports only fixed outputs (1.5 V, 1.8 V, 2.5 V, 3.3 V); it requires only a single 1 µF ceramic output capacitor and achieves 62 dB PSRR at 100 Hz. Both regulators share independent shutdown inputs (SHDN1/SHDN2), undervoltage lockout (2.55 V threshold), and thermal shutdown (165°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output 1 Type | Synchronous buck regulator delivering up to 500 mA with adjustable (0.8–4.5 V) or fixed (0.8/1.2/1.5/1.8/2.5/3.3 V) output |
| Output 2 Type | Fixed-output LDO delivering up to 300 mA at 1.5/1.8/2.5/3.3 V with 137 mV dropout @ 200 mA |
| Quiescent Current | 57 µA total (typical) across both regulators - enables multi-day standby in portable medical instruments |
| Switching Frequency | 2.0 MHz fixed PWM frequency (1.6–2.4 MHz range) - allows use of compact 4.7 µH inductors and reduces EMI filtering burden |
| Operating Temperature | -40°C to +125°C junction range - qualified for automotive cabin and industrial edge computing environments |
| Protection Features | UVLO (2.55 V), overtemperature shutdown (165°C), short-circuit protection on both outputs, and independent enable/disable control |
| Package | 10-pin 3×3 mm DFN with exposed thermal pad (EP) - requires connection to AGND for thermal performance (θJA = 41°C/W) |
Pinout & Package
TC1313-ZI0EMF is housed in a 10-pin 3×3 mm DFN package with exposed thermal pad (EP), designed for high thermal efficiency on 4-layer PCBs with internal ground plane and ≥2 vias to AGND. Pin numbering follows standard DFN orientation (pin 1 marked).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown control input | Active-high logic input (VIH ≥ 45% VIN); enables/disables 300 mA LDO independently of buck stage |
| 2 (VIN2) | LDO input supply | Accepts 2.7–5.5 V; must be tied directly to VIN1 with minimal trace length to minimize noise coupling |
| 3 (VOUT2) | LDO regulated output | Delivers fixed 1.5/1.8/2.5/3.3 V; requires ≥1 µF ceramic capacitor to AGND for stability and transient response |
| 4 (NC) | No-connect terminal | Not internally bonded - must remain unconnected and unstubbed to avoid parasitic coupling |
| 5 (AGND) | Analog reference ground | Low-noise analog return for feedback and bias circuits; must be isolated from PGND except at single-point AGND/PGND tie |
| 6 (VFB1/VOUT1) | Buck feedback or output sense | Connects to center of resistor divider for adjustable outputs; ties directly to VOUT1 for fixed-output variants |
| 7 (SHDN1) | Buck shutdown control input | Active-high logic input (VIH ≥ 45% VIN); enables/disables 500 mA buck regulator independently of LDO |
| 8 (VIN1) | Buck input supply | Accepts 2.7–5.5 V; shares input source with VIN2; requires local 4.7 µF ceramic decoupling |
| 9 (LX) | Switch node | High-slew-rate switching node connecting to buck inductor; demands shortest possible trace and no stubs |
| 10 (PGND) | Power ground return | High-current return path for buck switch and LDO; must route separately from AGND and join only at star point |
| EP | Exposed thermal pad | Electrically connected to AGND; mandatory via connection to inner AGND plane for thermal dissipation (θJA = 41°C/W) |
Key Features
| Feature | Design Value |
|---|---|
| Independent dual shutdown control | SHDN1 and SHDN2 allow sequenced power-up/down of buck and LDO rails - critical for FPGA core/I/O voltage sequencing |
| Automatic PWM-to-PFM mode transition | Eliminates need for external mode-select circuitry; maintains regulation down to <30 mA load while reducing IQ to 38 µA |
| Internally compensated buck loop | Removes requirement for external compensation network - reduces BOM count and layout sensitivity in space-constrained designs |
| Low-noise LDO with 62 dB PSRR | Rejects switching noise from buck stage at 100 Hz, enabling clean analog/RF supply rails without additional LC filtering |
| Thermal and short-circuit protection | Self-limiting behavior during fault conditions prevents board-level damage - no external current-sense resistors required |
Applications
| Cellular Phone Power Management | USB-Powered Portable Instrument |
|---|---|
|
Use Scenario: Dual-rail supply for application processor (1.2 V core) and interface peripherals (3.3 V I/O) in LTE smartphone modules. IC Role / Device Role / Timing Role: TC1313-ZI0EMF provides primary DC/DC conversion with independent enable control for power-state transitions (e.g., deep sleep → active). Use Value: 90%+ buck efficiency at 500 mA extends battery life; 137 mV LDO dropout minimizes heat generation during sustained 3.3 V rail delivery. |
Use Scenario: Compact handheld medical sensor (e.g., pulse oximeter) powered via USB 5 V input with strict size and thermal constraints. IC Role / Device Role / Timing Role: TC1313-ZI0EMF serves as sole power IC generating 1.8 V for MCU and 3.3 V for analog front-end from single input. Use Value: 57 µA total IQ enables >72-hour standby; 3×3 mm DFN footprint fits sub-20 mm² PCB area budgets. |
| Organizer / PDA System Power | Portable Computer Subsystem |
|
Use Scenario: Legacy PDA requiring separate 1.5 V memory rail and 2.5 V display driver supply from 3.7 V Li-ion battery. IC Role / Device Role / Timing Role: TC1313-ZI0EMF replaces discrete buck + LDO solution with integrated dual-output regulation and UVLO hysteresis. Use Value: Undervoltage lockout (2.55 V) prevents brownout crashes; thermal shutdown (165°C) protects against enclosure overheating. |
Use Scenario: Embedded subsystem in ruggedized tablet (e.g., barcode scanner module) operating across -20°C to +70°C ambient. IC Role / Device Role / Timing Role: TC1313-ZI0EMF delivers stable 1.8 V (buck) and 3.3 V (LDO) with guaranteed -40°C to +125°C junction operation. Use Value: 41°C/W θJA (DFN) ensures safe thermal margin even with limited airflow; PGND/AGND separation reduces noise coupling to ADC references. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple-output (2 buck + 1 LDO), higher IQ (85 µA), 3.3 V LDO rated at 200 mA only | Requires external LDO for 300 mA auxiliary rail; larger 4×4 mm QFN package | Select when needing third regulated rail; not drop-in due to pinout and LDO current mismatch |
| RT8070ZSP | Dual buck-only (no integrated LDO); 2 MHz switching, 500 mA per channel, 60 µA IQ | Cannot replace LDO function - requires external linear regulator for low-noise rail | Choose only if both rails are switching-tolerant; adds BOM cost and layout complexity vs. TC1313-ZI0EMF's monolithic LDO |
Compared with TPS65023BRSBT and RT8070ZSP, TC1313-ZI0EMF uniquely integrates a 300 mA LDO with 137 mV dropout in a 3×3 mm DFN, eliminating external components needed for noise-sensitive analog rails while maintaining ultra-low 57 µA system quiescent current - making it optimal for space- and battery-life-constrained portable designs.
Availability
TC1313-ZI0EMF is available at Aetrix Electronics and suitable for cellular phones, USB-powered devices, and handheld medical instruments requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TC1313-ZI0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontrollers, analog components, and power management ICs, headquartered in Chandler, Arizona, with global design and manufacturing operations.
TC1313-ZI0EMF belongs to Microchip's TC13xx dual-output regulator family, engineered specifically for portable electronics demanding high integration, low quiescent current, and robust thermal performance in minimal PCB area.
FAQ
What input voltage range does the TC1313-ZI0EMF support?
The TC1313-ZI0EMF supports an input voltage range of 2.7 V to 5.5 V on both VIN1 and VIN2 pins. This range accommodates single-cell Li-ion (2.7–4.2 V) and USB 5 V sources. The device incorporates undervoltage lockout (UVLO) that disables regulation below 2.55 V (typical) to prevent erratic operation during brownout conditions. Input voltage must exceed the selected output voltage plus dropout margin - e.g., ≥3.0 V for 1.8 V buck output.
How does the TC1313-ZI0EMF handle light-load efficiency?
The TC1313-ZI0EMF automatically transitions its buck regulator from fixed-frequency PWM mode to pulse-frequency modulation (PFM) mode below ~30 mA load, reducing total quiescent current to 57 µA (typical). In PFM mode, the IC skips switching cycles to maintain output regulation while minimizing battery drain - critical for standby operation in cellular phones and PDAs. The LDO remains active with 44 µA IQ when enabled.
Can the TC1313-ZI0EMF generate adjustable buck output voltages?
Yes, the TC1313-ZI0EMF supports adjustable buck output voltages from 0.8 V to 4.5 V using an external resistor divider connected to the VFB1/VOUT1 pin. The internal reference voltage is 0.8 V (±2.5%), allowing precise setting of non-standard rails like 1.35 V or 2.8 V. Fixed-output versions (e.g., 1.8 V, 3.3 V) connect VFB1/VOUT1 directly to VOUT1, eliminating external resistors.
What thermal management is required for the TC1313-ZI0EMF in a DFN package?
The TC1313-ZI0EMF in its 10-pin DFN package requires connection of the exposed thermal pad (EP) to AGND via ≥2 thermal vias to an internal ground plane. This achieves θJA = 41°C/W on a typical 4-layer board. Without proper EP grounding, junction temperature rise exceeds safe limits under 500 mA buck load. Layout must separate AGND (analog reference) and PGND (power return), joining them at a single point near the IC.
Does the TC1313-ZI0EMF provide independent control of its two outputs?
Yes, the TC1313-ZI0EMF features fully independent shutdown inputs: SHDN1 controls the 500 mA buck regulator, and SHDN2 controls the 300 mA LDO. Each accepts active-high logic (VIH ≥ 45% VIN) and draws only ±0.01 µA leakage. This enables flexible power sequencing - e.g., powering the LDO first to initialize analog circuitry before enabling the buck regulator for digital core voltage.
TC1313-ZI0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 2.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1313-ZI0EMF FAQ
1.How can I place an order for TC1313-ZI0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1313-ZI0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1313-ZI0EMF reliable?
The price and inventory of TC1313-ZI0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1313-ZI0EMF is usually 5 days.
3.What payment methods are accepted for TC1313-ZI0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1313-ZI0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1313-ZI0EMF?
TC1313-ZI0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1313-ZI0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1313-ZI0EMF?
For technical support, including TC1313-ZI0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1313-ZI0EMF requirements.
6.How does Aetrix verify that TC1313-ZI0EMF is sourced from the original manufacturer or authorized distributors?
All TC1313-ZI0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1313-ZI0EMF meets industry standards.
7.What is the process for return or replacement of TC1313-ZI0EMF?
All TC1313-ZI0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1313-ZI0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1313-ZI0EMF part is unused and in its original packaging.
Return procedure for TC1313-ZI0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1313-ZI0EMF Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

