My Inquiry
My Account
Microchip Technology TC1313-ZP0EMF
- Part No.:
- TC1313-ZP0EMF
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1313-ZP0EMF.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,035
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1313-ZP0EMF from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO) in a single 10-pin DFN package. It delivers adjustable (0.8–4.5 V) or fixed-output voltages (e.g., 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V) for buck and fixed 1.5–3.3 V for LDO, with 2.0 MHz PWM switching, 57 µA total quiescent current, and -40°C to +125°C operating junction temperature - deployed in portable medical instruments and USB-powered devices.
For engineers reviewing the TC1313-ZP0EMF datasheet, TC1313-ZP0EMF pinout, TC1313-ZP0EMF application, or TC1313-ZP0EMF equivalent, key selection criteria include independent shutdown control per rail, automatic PWM-to-PFM mode transition under light load, 137 mV typical LDO dropout at 200 mA, internal compensation eliminating external loop components, and thermal/UVLO/short-circuit protection across both outputs.
Technical Context
The TC1313-ZP0EMF implements a current-mode synchronous buck regulator with integrated P- and N-channel MOSFETs (RDS(on) = 450 mΩ each), fixed 2.0 MHz PWM operation under heavy load, and seamless auto-transition to PFM mode below ~30 mA load to maintain ultra-low IQ. Its LDO uses a PMOS pass element with 137 mV typical dropout at 200 mA and requires only a 1 µF ceramic output capacitor.
Both regulators feature independent logic-level shutdown inputs (SHDN1/SHDN2), internal compensation, and shared ground architecture with separate AGND and PGND pins to isolate analog reference paths from high-current switching return paths - critical for noise-sensitive applications like handheld medical instrumentation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output 1 Type | Synchronous buck regulator: delivers up to 500 mA with adjustable (0.8–4.5 V) or fixed (0.8/1.2/1.5/1.8/2.5/3.3 V) output; enables compact, high-efficiency core voltage rails. |
| Output 2 Type | Low-dropout linear regulator: delivers up to 300 mA at fixed 1.5/1.8/2.5/3.3 V; supports auxiliary bias rails with minimal BOM (1 µF ceramic cap only). |
| Quiescent Current | 57 µA typical total device IQ (buck + LDO active); ensures battery longevity in always-on portable systems. |
| Switching Frequency | 2.0 MHz fixed PWM frequency (heavy load); enables use of small 4.7 µH inductors and 4.7 µF input/output capacitors. |
| LDO Dropout Voltage | 137 mV typical at 200 mA load; allows operation with minimal VIN–VOUT differential, reducing power loss in low-voltage systems. |
| Protection Features | Undervoltage lockout (2.55 V nominal), overtemperature shutdown (165°C), output short-circuit protection, and independent shutdown per rail. |
| Operating Temperature | -40°C to +125°C junction range; qualified for industrial and extended-temperature portable electronics. |
Pinout & Package
TC1313-ZP0EMF is housed in a 3×3 mm, 10-pin DFN package with exposed thermal pad (EP), optimized for space-constrained portable designs. The EP must be soldered to AGND for thermal performance and electrical grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SHDN2 (Pin 1) | LDO shutdown control input | Logic-high (>45% VIN) enables LDO; logic-low (<15% VIN) disables output - enables independent power sequencing. |
| VIN2 (Pin 2) | LDO input supply | Accepts same input source as VIN1 (2.7–5.5 V); requires low-impedance connection to minimize ripple coupling into LDO output. |
| VOUT2 (Pin 3) | LDO regulated output | Delivers fixed 1.5/1.8/2.5/3.3 V at up to 300 mA; requires ≥1 µF ceramic capacitor to AGND for stability and transient response. |
| NC (Pin 4) | No-connect terminal | Not internally bonded; must remain unconnected on PCB to avoid parasitic coupling or ESD path issues. |
| AGND (Pin 5) | Analog ground reference | Reference node for feedback circuitry and LDO control; must be tied to quiet analog ground plane, separate from PGND traces. |
| VFB/VOUT1 (Pin 6) | Buck feedback or output sense | For adjustable versions: connects to resistor divider midpoint; for fixed versions: directly connects to buck output - determines regulation setpoint. |
| SHDN1 (Pin 7) | Buck shutdown control input | Independent enable/disable of buck stage; supports dynamic power management without affecting LDO rail. |
| VIN1 (Pin 8) | Buck input supply | Primary input for synchronous buck (2.7–5.5 V); must be routed with low-inductance path to bulk capacitance and shared with VIN2. |
| LX (Pin 9) | Buck switch node | High-slew-rate switching node connecting to inductor; requires shortest possible trace to minimize EMI and voltage overshoot. |
| PGND (Pin 10) | Power ground return | Return path for buck inductor current and internal MOSFETs; must be connected to low-impedance power ground plane with minimal loop area. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual-regulator architecture | Combines 500 mA buck + 300 mA LDO in one die/package - reduces board area, BOM count, and design complexity vs. discrete solutions. |
| Automatic PWM-to-PFM mode transition | Eliminates need for external load monitoring; maintains regulation while cutting buck IQ to ≤38 µA under light load - extends battery runtime. |
| Internally compensated buck loop | Removes requirement for external compensation network (e.g., RC/Zener), simplifying layout and improving production yield consistency. |
| Separate AGND and PGND pins | Enables clean separation of analog reference and high-current return paths - critical for achieving <8 mVPP output ripple and stable LDO regulation. |
| Thermal and UVLO protection | Shuts down both outputs at 165°C junction temp and disables operation below 2.55 V input - prevents damage during brownout or overload conditions. |
Applications
| Portable Medical Instrumentation | USB-Powered Peripheral |
|---|---|
|
Use Scenario: Handheld glucose meters and pulse oximeters requiring dual-rail power (1.8 V microcontroller core + 3.3 V sensor interface) from a single Li-ion cell or USB 5 V source. IC Role / Device Role / Timing Role: TC1313-ZP0EMF provides tightly regulated, low-noise dual outputs with independent shutdown - enabling precise ADC reference stability and low-power sleep modes. Use Value: 137 mV LDO dropout allows 3.3 V output from 3.6 V input, minimizing heat dissipation; 2.0 MHz switching permits compact 3×3 mm layout with no external compensation. |
Use Scenario: USB-C audio adapters or HID peripherals drawing power exclusively from USB VBUS (4.75–5.5 V), needing 1.2 V SoC core and 3.3 V I/O rail. IC Role / Device Role / Timing Role: TC1313-ZP0EMF acts as primary power sequencer - buck supplies processor core, LDO supplies USB PHY and level-shifters with fast wake-up (<100 µs). Use Value: 57 µA total IQ extends standby time; independent SHDN1/SHDN2 pins allow firmware-controlled rail gating without external logic. |
| Cellular Phone Baseband | Industrial Handheld Terminal |
|
Use Scenario: Feature phone baseband subsystems powered by 3.6 V battery, requiring 1.5 V DSP core and 2.5 V RF front-end bias. IC Role / Device Role / Timing Role: TC1313-ZP0EMF serves as dual-rail PMIC - buck powers high-current digital logic, LDO supplies noise-sensitive RF circuitry with PSRR >62 dB @100 Hz. Use Value: Internal compensation and 1 µF LDO output cap reduce component count; -40°C to +125°C rating supports operation in automotive-adjacent environments. |
Use Scenario: Ruggedized barcode scanners or field data collectors using 2.7–4.2 V Li-poly battery, needing 1.8 V MCU and 3.3 V display driver. IC Role / Device Role / Timing Role: TC1313-ZP0EMF functions as system power hub - buck handles peak 500 mA loads during scan bursts, LDO maintains clean 3.3 V for TFT interface. Use Value: 90%+ buck efficiency at 500 mA reduces thermal load in sealed enclosures; UVLO prevents erratic behavior during battery depletion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBT | Triple-output (2 buck + 1 LDO), higher IQ (85 µA), 3.3 V fixed LDO only, no adjustable buck option | Requires additional external LDO for non-3.3 V auxiliary rails; larger 5×5 QFN package | Select when three regulated rails are needed and footprint is not constrained. |
| RT8059ZSP | Dual buck-only (no LDO), 600 mA/600 mA, 2.5 MHz switching, no PFM mode, higher IQ (120 µA) | Cannot replace LDO function; unsuitable for noise-sensitive analog rails requiring PSRR >60 dB | Choose only if both rails demand high-current switching regulation and low-noise LDO is unnecessary. |
Compared with TPS65023BRSBT and RT8059ZSP, TC1313-ZP0EMF uniquely balances ultra-low IQ, integrated LDO with high PSRR, and flexible buck output adjustability - making it optimal for space- and battery-limited dual-rail systems where one rail demands low noise and the other high efficiency.
Availability
TC1313-ZP0EMF is available at Aetrix Electronics and suitable for cellular phones, USB-powered devices, and handheld medical instruments requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TC1313-ZP0EMF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with a focus on reliability, longevity, and embedded system integration.
The TC1313 product line was designed specifically for portable electronics requiring compact, low-quiescent dual-rail power - combining high-efficiency switching and low-noise linear regulation in a thermally optimized DFN package.
FAQ
What is the maximum input voltage rating for TC1313-ZP0EMF?
The absolute maximum input voltage for TC1313-ZP0EMF is 6.0 V applied to VIN1 or VIN2 relative to AGND. However, the recommended operating input range is 2.7 V to 5.5 V. Exceeding 6.0 V risks permanent damage, and operation above 5.5 V voids guaranteed specifications per DS21974B.
Does TC1313-ZP0EMF support adjustable output voltage on both regulators?
No - only the buck regulator (VOUT1) supports adjustable output via external resistor divider on the VFB/VOUT1 pin (0.8–4.5 V range). The LDO output (VOUT2) is fixed at factory-selectable voltages: 1.5 V, 1.8 V, 2.5 V, or 3.3 V. TC1313-ZP0EMF is configured for 3.3 V LDO output per its part number suffix.
How does TC1313-ZP0EMF handle thermal overload?
TC1313-ZP0EMF incorporates an internal thermal shutdown circuit that activates at approximately 165°C junction temperature, disabling both buck and LDO outputs until the die cools by ~10°C (hysteresis). This protects against sustained overloads but does not limit instantaneous power dissipation during LX diode conduction events.
Can TC1313-ZP0EMF operate with only the LDO enabled while the buck is off?
Yes - TC1313-ZP0EMF supports independent operation: pulling SHDN1 low disables the buck regulator while leaving SHDN2 high enables the LDO. In this state, the LX pin enters high-impedance mode, and the LDO continues delivering up to 300 mA from VIN2 with 137 mV dropout at 200 mA.
What is the minimum output capacitor required for the LDO output of TC1313-ZP0EMF?
The LDO output (VOUT2) of TC1313-ZP0EMF requires a minimum 1.0 µF ceramic capacitor connected between VOUT2 and AGND for stability and transient response. Microchip specifies X5R or X7R dielectrics; smaller values risk oscillation or poor load step recovery per DS21974B Section 2.10.
TC1313-ZP0EMF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1313-ZP0EMF FAQ
1.How can I place an order for TC1313-ZP0EMF through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1313-ZP0EMF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1313-ZP0EMF reliable?
The price and inventory of TC1313-ZP0EMF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1313-ZP0EMF is usually 5 days.
3.What payment methods are accepted for TC1313-ZP0EMF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1313-ZP0EMF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1313-ZP0EMF?
TC1313-ZP0EMF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1313-ZP0EMF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1313-ZP0EMF?
For technical support, including TC1313-ZP0EMF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1313-ZP0EMF requirements.
6.How does Aetrix verify that TC1313-ZP0EMF is sourced from the original manufacturer or authorized distributors?
All TC1313-ZP0EMF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1313-ZP0EMF meets industry standards.
7.What is the process for return or replacement of TC1313-ZP0EMF?
All TC1313-ZP0EMF units undergo pre-shipment inspection (PSI). If there is an issue with TC1313-ZP0EMF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1313-ZP0EMF part is unused and in its original packaging.
Return procedure for TC1313-ZP0EMF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1313-ZP0EMF Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
