My Inquiry
My Account
Microchip Technology TC1313-ZP0EMFTR
- Part No.:
- TC1313-ZP0EMFTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad
- Datasheet:
-
TC1313-ZP0EMFTR.pdf
- Description:
- IC REG DL BUCK/LINEAR SYNC 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,508
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1313-ZP0EMFTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO) in a single 10-pin DFN package. It delivers adjustable (0.8–4.5 V) or fixed-output voltages (e.g., 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V) for buck and fixed 1.5–3.3 V for LDO, with 57 µA typical total quiescent current and -40°C to +125°C operating junction temperature - optimized for battery-powered portable electronics requiring tightly regulated dual rails.
For engineers reviewing the TC1313-ZP0EMFTR datasheet, TC1313-ZP0EMFTR pinout, TC1313-ZP0EMFTR application, or TC1313-ZP0EMFTR equivalent, this page provides verified technical context, validated pin functions, confirmed dual-regulator performance trade-offs (PWM/PFM mode transition, dropout voltage, thermal protection), and real-world selection guidance for portable medical, USB-powered, and handheld computing designs.
Technical Context
The TC1313-ZP0EMFTR implements independent control logic for its two regulators: the buck stage uses current-mode PWM control at 2.0 MHz (typ.) under heavy load and auto-transitions to PFM mode below ~30 mA load to maintain ultra-low IQ (38 µA typ.), while the LDO operates with internal compensation and requires only a single 1 µF ceramic output capacitor. Both outputs feature dedicated shutdown pins (SHDN1/SHDN2), UVLO (2.55 V typ.), and overtemperature shutdown (165°C).
Its architecture separates analog ground (AGND) and power ground (PGND) to minimize noise coupling, supports 100% duty cycle operation for minimal input-to-output drop, and integrates P- and N-channel MOSFETs with RDS(on) of 450 mΩ each - enabling high efficiency (>90% typ. at 500 mA) across 2.7–5.5 V input range without external compensation components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.5 V - supports single-cell Li-ion (2.7–4.2 V) and USB 5 V inputs without external pre-regulation. |
| Buck Output Current | 500 mA continuous - sufficient for low-power microcontrollers or FPGA core rails requiring stable sub-2 V supplies. |
| LDO Output Current | 300 mA continuous - powers I/O peripherals, sensors, or RF sections with low-noise biasing. |
| Total Quiescent Current | 57 µA typical - enables multi-week standby in portable devices with minimal battery drain. |
| Buck Switching Frequency | 2.0 MHz fixed (PWM mode) - allows use of small 4.7 µH inductors and compact 4.7 µF input/output capacitors. |
| LDO Dropout Voltage | 137 mV typical @ 200 mA - permits operation with <0.2 V headroom, reducing thermal loss in low-VIN/VOUT scenarios. |
| Operating Junction Temp | -40°C to +125°C - qualified for automotive cabin and industrial edge applications with extended thermal margins. |
Pinout & Package
TC1313-ZP0EMFTR is housed in a 3×3 mm, 10-pin DFN package with exposed thermal pad (EP), optimized for high-density portable PCB layouts and efficient heat dissipation when EP is connected to AGND via multiple vias.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SHDN2 (Pin 1) | LDO enable control input | Active-high logic input (VIH ≥ 45% VIN); enables/disables LDO independently - supports dynamic power sequencing. |
| VIN2 (Pin 2) | LDO input supply | Accepts same 2.7–5.5 V input as VIN1; must be routed with minimal trace length to VIN1 to reduce noise coupling. |
| VOUT2 (Pin 3) | LDO regulated output | Delivers fixed 1.5/1.8/2.5/3.3 V; requires ≥1 µF ceramic capacitor to AGND for stability and low-noise operation. |
| NC (Pin 4) | No-connect terminal | Unbonded pin; must remain unconnected and un-routed to avoid parasitic coupling or ESD risk. |
| AGND (Pin 5) | Analog reference ground | Reference node for feedback circuitry; must be isolated from noisy PGND and tied directly to thermal pad (EP). |
| VFB/VOUT1 (Pin 6) | Buck feedback or output sense | Configurable: for adjustable versions, connects to resistor divider; for fixed versions, ties directly to VOUT1 node. |
| SHDN1 (Pin 7) | Buck enable control input | Independent active-high shutdown - enables precise control of processor core rail without affecting auxiliary LDO. |
| VIN1 (Pin 8) | Buck input supply | Main power input for switching stage; shares source with VIN2 but requires separate local 4.7 µF decoupling. |
| LX (Pin 9) | Switch node | High-slew-rate connection to external inductor; demands shortest possible trace to minimize EMI and voltage spikes. |
| PGND (Pin 10) | Power ground return | Low-impedance return path for buck inductor current; must be routed separately from AGND and tied at single point. |
Key Features
| Feature | Design Value |
|---|---|
| Independent dual shutdown | SHDN1 and SHDN2 allow staggered power-up/down sequencing between core (buck) and I/O (LDO) rails - critical for SoC compliance. |
| Auto PWM-to-PFM transition | Eliminates need for external load-detection circuitry; maintains regulation down to µA-level loads with <38 µA buck IQ. |
| Internally compensated LDO | Stable with only 1 µF ceramic output capacitor - reduces BOM count, board area, and cost versus discrete LDO solutions. |
| Thermal & short-circuit protection | Integrated overtemperature (165°C) and current-limiting (700 mA peak) prevent damage during fault conditions without external components. |
| UVLO with hysteresis | 2.55 V threshold with 200 mV hysteresis prevents oscillation during brown-out - ensures clean startup and shutdown behavior. |
Applications
| Portable Medical Instrumentation | USB-Powered Peripheral |
|---|---|
Use Scenario: Handheld glucose meter powered by single-cell Li-ion battery with strict 12-hour runtime requirement and EMI-sensitive analog front-end. IC Role / Device Role / Timing Role: TC1313-ZP0EMFTR provides 1.8 V core rail for MCU and 3.3 V clean bias for ADC/reference - minimizing switching noise coupling into measurement path. Use Value: 137 mV LDO dropout preserves battery life near end-of-discharge; 2.0 MHz buck frequency keeps noise above sensitive audio/ECG bands. |
Use Scenario: USB-C powered Bluetooth headset requiring dual rails from 5 V bus while meeting USB-IF power budget limits. IC Role / Device Role / Timing Role: TC1313-ZP0EMFTR generates 1.2 V for Bluetooth SoC core and 3.3 V for RF transceiver - enabling full functionality within 900 mA USB draw limit. Use Value: 57 µA total IQ extends standby time beyond 30 days; integrated UVLO prevents erratic behavior during USB hot-plug events. |
| Industrial Handheld Computer | Ultra-Compact PDA |
Use Scenario: Ruggedized field data collector operating in -30°C to +70°C ambient with 10-year service life and no battery replacement. IC Role / Device Role / Timing Role: TC1313-ZP0EMFTR delivers 1.5 V for ARM Cortex-A53 and 2.5 V for display interface - maintaining regulation across wide temperature and input voltage swings. Use Value: -40°C to +125°C junction rating ensures reliability; 41°C/W θJA (DFN) enables passive cooling without heatsinks. |
Use Scenario: Legacy PDA with aging NiMH battery pack (0.9–1.4 V/cell) requiring stable 1.8 V and 3.3 V rails despite declining voltage. IC Role / Device Role / Timing Role: TC1313-ZP0EMFTR's 100% duty-cycle capability and 2.7 V minimum VIN support operation down to 2.7 V system input - extending usable battery life. Use Value: Buck stage maintains >85% efficiency even at 3.0 V input/1.8 V output; LDO's low dropout avoids brown-out during peak current pulses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023BRSBR | Triple-output PMIC (2 buck + 1 LDO); higher integration but larger 4×4 mm QFN-24 package and 85 µA IQ. | Requires more PCB area and layout complexity; better suited for multi-rail SoC platforms than simple dual-rail systems. | Select TC1313-ZP0EMFTR for space-constrained, low-IQ dual-rail needs; choose TPS65023BRSBR only if third rail or advanced sequencing is required. |
| RT8059ZSP | Dual buck-only (no LDO); 2 MHz switching, but lacks independent shutdown and has 120 µA IQ. | Cannot replace LDO function - requires external linear regulator for noise-sensitive analog rails, increasing BOM and footprint. | TC1313-ZP0EMFTR is preferred when low-noise auxiliary rail is mandatory; RT8059ZSP fits only if both rails can be switched. |
Compared with TPS65023BRSBR and RT8059ZSP, TC1313-ZP0EMFTR uniquely balances ultra-low quiescent current, integrated LDO noise suppression, and minimal 3×3 mm DFN footprint - making it optimal for portable devices where size, battery life, and analog integrity are co-prioritized.
Availability
TC1313-ZP0EMFTR is available at Aetrix Electronics and suitable for cellular phones, portable medical instruments, and USB-powered devices requiring stable component supply with guaranteed long-term availability and consistent parametric performance.
Supply support for TC1313-ZP0EMFTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving automotive, industrial, consumer, and communications markets with vertically integrated design and manufacturing capabilities.
The TC1313 product line was engineered specifically for portable electronics demanding high-efficiency dual-voltage regulation in minimal footprint - emphasizing low IQ, thermal robustness, and seamless integration with Li-ion and USB power sources.
FAQ
What is the maximum supported input voltage for TC1313-ZP0EMFTR?
The absolute maximum input voltage for TC1313-ZP0EMFTR is 6.0 V on VIN1 and VIN2 pins. However, the recommended operating range is 2.7 V to 5.5 V per the datasheet - exceeding 5.5 V risks permanent damage, while operation below 2.7 V may trigger UVLO or fail to sustain regulation. Always verify input source tolerance margins before final design.
Can TC1313-ZP0EMFTR generate an adjustable 1.2 V output on the buck regulator?
Yes, TC1313-ZP0EMFTR supports adjustable buck output from 0.8 V to 4.5 V using an external resistor divider connected to the VFB/VOUT1 pin (Pin 6). For 1.2 V, a standard divider with 200 kΩ top and 121 kΩ bottom resistors achieves nominal setpoint - confirmed in the DS21974B-page 3 typical application circuit.
Does TC1313-ZP0EMFTR require external compensation components for the LDO?
No, TC1313-ZP0EMFTR's LDO is internally compensated and stable with only a single 1 µF ceramic output capacitor on VOUT2 (Pin 3). No external resistors, capacitors, or feedforward networks are needed - simplifying layout and reducing bill-of-materials cost compared to discrete LDO solutions.
How does TC1313-ZP0EMFTR handle thermal overload conditions?
TC1313-ZP0EMFTR incorporates integrated overtemperature protection that triggers at 165°C junction temperature (typ.) and includes 10°C hysteresis. When activated, both regulators shut down until junction temperature falls below 155°C, then resume normal operation - preventing catastrophic failure without requiring external thermal monitoring circuitry.
Is the exposed pad (EP) on TC1313-ZP0EMFTR electrically connected?
Yes, the exposed pad (EP) on TC1313-ZP0EMFTR is electrically connected to AGND and serves as the primary thermal conduction path. Per DS21974B-page 15, it must be soldered to the AGND plane using multiple thermal vias - failure to do so degrades thermal resistance (θJA increases from 41°C/W to >60°C/W) and risks thermal shutdown under load.
TC1313-ZP0EMFTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
TC1313-ZP0EMFTR FAQ
1.How can I place an order for TC1313-ZP0EMFTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1313-ZP0EMFTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1313-ZP0EMFTR reliable?
The price and inventory of TC1313-ZP0EMFTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1313-ZP0EMFTR is usually 5 days.
3.What payment methods are accepted for TC1313-ZP0EMFTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1313-ZP0EMFTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1313-ZP0EMFTR?
TC1313-ZP0EMFTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1313-ZP0EMFTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1313-ZP0EMFTR?
For technical support, including TC1313-ZP0EMFTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1313-ZP0EMFTR requirements.
6.How does Aetrix verify that TC1313-ZP0EMFTR is sourced from the original manufacturer or authorized distributors?
All TC1313-ZP0EMFTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1313-ZP0EMFTR meets industry standards.
7.What is the process for return or replacement of TC1313-ZP0EMFTR?
All TC1313-ZP0EMFTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1313-ZP0EMFTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1313-ZP0EMFTR part is unused and in its original packaging.
Return procedure for TC1313-ZP0EMFTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1313-ZP0EMFTR Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
