Microchip Technology TC1313-ZS0EUNTR
- Part No.:
- TC1313-ZS0EUNTR
- Manufacturer:
- Microchip Technology
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TC1313-ZS0EUNTR.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,047
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TC1313-ZS0EUNTR from Microchip Technology is a dual-output power management IC integrating a 500 mA synchronous buck regulator and a 300 mA low-dropout linear regulator (LDO) in a single 10-pin DFN package. It delivers two independent, tightly regulated voltage rails - one adjustable (0.8V–4.5V) or fixed (0.8V/1.2V/1.5V/1.8V/2.5V/3.3V), the other fixed (1.5V/1.8V/2.5V/3.3V) - with total quiescent current of 57 µA typical, enabling ultra-low-power operation in battery-powered portable electronics.
For engineers reviewing the TC1313-ZS0EUNTR datasheet, TC1313-ZS0EUNTR pinout, TC1313-ZS0EUNTR application, or TC1313-ZS0EUNTR equivalent, this page provides verified functional specifications, validated pin roles, confirmed thermal and protection behavior, and real-world dual-rail design context for handheld medical instruments, USB-powered devices, and cellular phone subsystems.
Technical Context
The TC1313-ZS0EUNTR implements a current-mode synchronous buck regulator operating at 2.0 MHz (PWM mode) with automatic transition to PFM mode under light load, achieving >90% efficiency at heavy load and <38 µA quiescent current in PFM. Its LDO features 137 mV dropout at 200 mA and requires only a single 1 µF ceramic output capacitor.
Both regulators are internally compensated and independently controllable via SHDN1 (buck) and SHDN2 (LDO), with integrated UVLO (2.55 V nominal), overtemperature shutdown (165°C), and short-circuit protection. The device supports input voltage range 2.7V–5.5V and operates across –40°C to +125°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 500 mA max - sufficient for processor core rail in portable systems without external current boosting |
| LDO Output Current | 300 mA max - supports auxiliary I/O, memory, or sensor bias rails with minimal external components |
| Total Quiescent Current | 57 µA typical - enables multi-day battery life in always-on standby modes |
| Buck Switching Frequency | 2.0 MHz fixed (PWM) - allows use of small 4.7 µH inductors and compact 4.7 µF input/output capacitors |
| LDO Dropout Voltage | 137 mV @ 200 mA - minimizes power loss when VIN2 is only marginally above VOUT2 (e.g., 3.3V out from 3.437V input) |
| Operating Junction Temp | –40°C to +125°C - qualified for automotive cabin and industrial embedded environments |
| UVLO Threshold | 2.55 V (typical) with 200 mV hysteresis - prevents erratic startup during brown-out conditions |
Pinout & Package
TC1313-ZS0EUNTR is housed in a 3×3 mm, 10-lead DFN package with exposed thermal pad (EP), optimized for high thermal conductivity and space-constrained PCB layouts. The EP must be soldered to AGND for proper thermal performance and electrical reference.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN2) | LDO shutdown control input | Active-high logic input (>45% VIN); enables/disables LDO output independently of buck stage |
| 2 (VIN2) | LDO input supply | Accepts 2.7–5.5 V; must be routed with minimal trace length to VIN1 to reduce noise coupling |
| 3 (VOUT2) | LDO regulated output | Fixed-voltage rail (1.5/1.8/2.5/3.3 V); requires ≥1 µF ceramic capacitor to AGND for stability |
| 4 (NC) | No connect | Unbonded pad - must remain unconnected on PCB |
| 5 (AGND) | Analog ground reference | Low-noise ground return for feedback and regulation circuitry; separate from PGND plane |
| 6 (VFB/VOUT1) | Buck feedback or output sense | Connects to resistor divider midpoint for adjustable VOUT1; ties directly to VOUT1 pin for fixed-output variants |
| 7 (SHDN1) | Buck shutdown control input | Active-high logic input (>45% VIN); controls buck stage independently - critical for dynamic power sequencing |
| 8 (VIN1) | Buck input supply | Primary input for switching stage; shares source with VIN2 but requires dedicated local decoupling |
| 9 (LX) | Switch node | High-slew-rate connection to external inductor; demands shortest possible trace and tight loop area to minimize EMI |
| 10 (PGND) | Power ground return | High-current return path for buck switching; must be partitioned from AGND and tied at single point near EP |
Key Features
| Feature | Design Value |
|---|---|
| Independent shutdown control | Separate SHDN1 and SHDN2 pins enable precise power sequencing - e.g., hold LDO active while cycling buck for core voltage reconfiguration |
| Automatic PWM-to-PFM transition | No external circuitry needed; seamless mode switch at ~30–80 mA load ensures optimal efficiency across full dynamic range |
| Internally compensated regulators | Eliminates need for external compensation networks - reduces BOM count and layout sensitivity for both buck and LDO |
| Low-noise buck operation | <8 mVPP output ripple in PWM mode - suitable for noise-sensitive analog or RF subsystems without additional filtering |
| Thermal and fault protection | Integrated overtemperature (165°C), UVLO, and output short-circuit protection - prevents damage during transient overload or thermal stress |
Applications
| Cellular Phone Baseband | USB-Powered Peripheral |
|---|---|
Use Scenario: Dual-rail power for application processor (1.2 V core) and interface I/O (3.3 V) IC Role / Device Role / Timing Role: Primary power management IC providing synchronized, sequenced voltage domains Use Value: Enables single-input (5 V USB) to dual-output conversion with 57 µA quiescent current, extending standby time between charges |
Use Scenario: Compact portable device powered solely from USB 5 V bus IC Role / Device Role / Timing Role: Integrated buck+LDO replaces discrete DC/DC + LDO solution, reducing component count by ≥4 Use Value: 3×3 mm DFN footprint and single 1 µF LDO capacitor minimize PCB area - critical for dongle-class designs |
| Handheld Medical Instrument | Portable Computer Subsystem |
Use Scenario: Battery-powered glucose meter requiring stable 1.8 V sensor rail and 3.3 V display/interface rail IC Role / Device Role / Timing Role: Dual-output regulator with independent shutdown for power-gated sensor activation Use Value: 137 mV LDO dropout allows efficient use of declining Li-ion cell voltage (down to ~3.4 V) while maintaining 3.3 V output |
Use Scenario: Low-power SSD controller board needing 1.5 V core and 2.5 V memory interface rails IC Role / Device Role / Timing Role: High-efficiency dual regulator supporting dynamic voltage scaling during read/write bursts Use Value: >90% buck efficiency at 500 mA load reduces thermal load in sealed enclosures - avoids need for heatsinking |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Triple-output (2 buck + 1 LDO), higher IQ (100 µA), QFN-24 package | Supports more complex SoC power trees; larger footprint and higher cost | Choose when three regulated rails are required and board space permits larger package |
| RT8059ZSP | Dual buck (no LDO), 2 MHz switching, 300 mA per channel, WDFN-10 | Lacks linear regulation - unsuitable for noise-sensitive analog rails | Prefer when both rails demand switching efficiency and low noise is not critical |
Compared with TPS65023RSBR and RT8059ZSP, TC1313-ZS0EUNTR uniquely balances ultra-low quiescent current (57 µA), integrated LDO noise suppression, and minimal 3×3 mm DFN footprint - making it optimal for space- and battery-life-constrained dual-rail applications where one rail benefits from linear regulation.
Availability
TC1313-ZS0EUNTR is available at Aetrix Electronics and suitable for cellular phones, USB-powered devices, and handheld medical instruments requiring stable component supply, long-term lifecycle support, and consistent parametric performance across production batches.
Supply support for TC1313-ZS0EUNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and power management ICs, with a focus on reliability, longevity, and embedded system integration.
The TC1313-ZS0EUNTR belongs to Microchip's dual-output PMIC product line, designed specifically for portable electronics requiring compact, low-quiescent, and independently controllable dual-rail power solutions.
FAQ
What is the input voltage range supported by the TC1313-ZS0EUNTR?
The TC1313-ZS0EUNTR supports an input voltage range of 2.7 V to 5.5 V on both VIN1 and VIN2 pins. This range accommodates single-cell Li-ion (2.7–4.2 V), USB 5 V (4.5–5.5 V), and regulated 3.3 V supplies. The device incorporates undervoltage lockout (UVLO) that disables regulation below 2.55 V nominal to prevent unstable operation.
Can the TC1313-ZS0EUNTR generate adjustable output voltages?
Yes - the buck regulator output (VOUT1) of the TC1313-ZS0EUNTR is adjustable from 0.8 V to 4.5 V using an external resistor divider connected to the VFB/VOUT1 pin. The LDO output (VOUT2) is fixed at 1.5 V, 1.8 V, 2.5 V, or 3.3 V depending on the specific variant; TC1313-ZS0EUNTR is the 3.3 V LDO version.
How does the TC1313-ZS0EUNTR manage efficiency across varying load conditions?
The TC1313-ZS0EUNTR automatically transitions between fixed-frequency PWM mode (2.0 MHz, >90% efficiency at heavy load) and pulse-frequency modulation (PFM) mode (<38 µA quiescent current at light load). This dual-mode operation ensures high efficiency across the full 0–500 mA buck load range without external control logic.
What thermal considerations apply to the TC1313-ZS0EUNTR in a 3×3 mm DFN package?
The TC1313-ZS0EUNTR in its 10-lead DFN package has a typical θJA of 41°C/W on a 4-layer board with internal ground plane and thermal vias under the exposed pad (EP). To maintain safe junction temperature, the EP must be soldered to AGND, and power dissipation should stay within limits defined by ambient temperature and board layout - maximum junction temperature is 125°C continuous.
Does the TC1313-ZS0EUNTR require external compensation components?
No - both the buck regulator and LDO in the TC1313-ZS0EUNTR are internally compensated. This eliminates the need for external compensation capacitors or resistors, simplifying design, reducing BOM count, and improving layout robustness - especially important for high-volume portable electronics manufacturing.
TC1313-ZS0EUNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- Adj, 500mA
- Voltage/Current - Output 2:
- 1.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
TC1313-ZS0EUNTR FAQ
1.How can I place an order for TC1313-ZS0EUNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TC1313-ZS0EUNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TC1313-ZS0EUNTR reliable?
The price and inventory of TC1313-ZS0EUNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TC1313-ZS0EUNTR is usually 5 days.
3.What payment methods are accepted for TC1313-ZS0EUNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TC1313-ZS0EUNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TC1313-ZS0EUNTR?
TC1313-ZS0EUNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TC1313-ZS0EUNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TC1313-ZS0EUNTR?
For technical support, including TC1313-ZS0EUNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TC1313-ZS0EUNTR requirements.
6.How does Aetrix verify that TC1313-ZS0EUNTR is sourced from the original manufacturer or authorized distributors?
All TC1313-ZS0EUNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TC1313-ZS0EUNTR meets industry standards.
7.What is the process for return or replacement of TC1313-ZS0EUNTR?
All TC1313-ZS0EUNTR units undergo pre-shipment inspection (PSI). If there is an issue with TC1313-ZS0EUNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TC1313-ZS0EUNTR part is unused and in its original packaging.
Return procedure for TC1313-ZS0EUNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TC1313-ZS0EUNTR Tags

-
TPS6521905RHBR
Texas Instruments

-
MIC3385YHL-TR
Microchip Technology

-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments

-
A4402KLPTR-T
Allegro MicroSystems

-
BD71847AMWV-E2
ROHM Semiconductor

-
ADP5040ACPZ-1-R7
Analog Devices Inc.

-
LT3048IDC#TRPBF
Analog Devices Inc.

-
ADP5037ACPZ-R7
Analog Devices Inc.

-
XRP7714ILB-F
MaxLinear, Inc.

-
LTC3260EDE#TRPBF
Analog Devices Inc.

-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

